TEG2000 Test Board

Table of contents

O ve pvi ew

documentation. 1.4 Requirements

■ 1.4.1 Software

This page describes bութքիչդիքարեր արտաքան the fpga configuration file (Bitstream/cfg file) from the blink-example and փոխաչցաթրգություն եր FPGA. For a more detailed description of the tools follow the Quick start section of colognechipsugp@gn Sources

- 1.5.2 Prebuilt
- 1.5.3 Download

Key Featuresaunch 3 System Design USBUJ3ACHUAR Plurces LED 32 Constraints

- LED
- 3.2.1 Basic module constraints

4 Additional Software 5 App. A: Change History and Legal Notices Revision. History 1 Additional Software 5 App. A: Change History and Legal Notices Additional Software 5 App. A: Change History A Additional Software 6 App. A: Change History A Additional Software 7 App. A: Change History A App

5.2 Legal Notices

Date	 5.3 Data Privacy 5.4 Documer Project Built 5.5 Limitation of Liability 	Authors	Description
2024-04-15	5.5 Copyright Reg 2009 test-board-cc- 5.7 Technology Platerwises 5.8 Environ Helita 24041515/P	Waldemar Hanemann	initial release

 ^{5.9} REACH, RoHS and Design Revision History

• 6 Table of contents

Release Notes and Know Issues

Issues	Description	Workaround	To be fixed version
No known issues			

Known Issues

Requirements

Software

Software	Versio	n Note
Yosys	0.37 +39	needed for RTL synthesis
GateMate EasyConvert Place&Route	2024. 02- 001	needed for implementation
openFPGALoad er	v. 0.11.0	needed for loading bitstream into FPGA

Software

Hardware

Design supports following modules:

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	ЕММС	Others	Notes
TEG2000-01- P001*		REV01		16MB			

^{*}used as reference

Hardware Modules

Design supports following carriers:

Carrier Model	Notes
TE0703*	We only support TE0703 up until now.

^{*}used as reference

Hardware Carrier

Content

Design Sources

Туре	Location	Notes
Toolchain	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>	script-based tools for synthesis, implementation, bitfile generation and programming
fpga project	<pre><pre><pre><pre><pre><pre><pre>folder>\workspace\blink\log</pre> <pre><pre><pre>ct folder>\workspace\blink\net <pre><pre>cf folder>\workspace\blink\sim <pre><pre><pre><pre><pre><pre><pre>ct folder>\workspace\blink\sim</pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre>	.bat scripts can be used for synthesis & implementation & programming

Design sources

Prebuilt

Constraint-File	*.ccf	FPGA pin constraint for pin- location, naming, input-output setting etc.
Design source-files	*.v , *.vhd	hdl design files describing the fpga functional description and I /O signals
Config File	*.cfg	Config File Data for FPGA. Comments included.
BIT-File	*.bit	FPGA (PL Part) Configuration File

Prebuilt files (only on ZIP with prebuilt content)

Download

Reference Design is available on:

• TEG2000 "Test Board" Reference Design

It contains the ${\bf tools}$, the example project ${\bf blink}$ and several other sample projects(those are not documented here).

Design Flow & Launch

- 1. After downloading the test design go into the directory <project folder>\workspace\blink\
- 2. On Windows you can now run the *.bat scripts.
- 3. Run synth.bat
- 4. Run impl.bat
- 5. Connect the Board (TEG2000 + TE0703 carrier) to power and USB, see Getting started.
- 6. Run flash.bat to program the on-board qspi flash
- 7. Press reset, the green LED D2 should be blinking

System Design

HDL Sources

The design source files exist in verilog and in vhdl.

blink.vhd

```
);
end entity;
architecture rtl of blink is
       component CC_PLL is
       generic (
                            : string; -- reference input in MHz
               REF_CLK
                            : string; -- pll output frequency in MHz
               OUT_CLK
                             : string; -- LOWPOWER, ECONOMY, SPEED
               PERF_MD
               LOW_JITTER
                             : integer; -- 0: disable, 1: enable low
jitter mode
               CI_FILTER_CONST : integer; -- optional CI filter constant
               CP_FILTER_CONST : integer -- optional CP filter constant
       );
       port (
               CLK_REF
                                 : in std_logic;
                            : in std_logic;
: in std_logic;
               USR_CLK_REF
               CLK_FEEDBACK
               USR_LOCKED_STDY_RST : in std_logic;
               USR_PLL_LOCKED_STDY : out std_logic;
               USR_PLL_LOCKED : out std_logic;
                                 : out std_logic;
               CLK0
               CLK90
                                 : out std_logic;
                                 : out std_logic;
               CLK180
               CLK270
                                  : out std_logic;
                                 : out std_logic
               CLK_REF_OUT
       );
       end component;
       signal clk0 : std_logic;
       signal counter : unsigned(26 downto 0);
begin
       socket_pll : CC_PLL
       generic map (
                            => "10.0",
               REF_CLK
                            => "100.0",
               OUT_CLK
                            => "ECONOMY",
=> 1,
               PERF MD
               LOW_JITTER
               CI_FILTER_CONST => 2,
               CP_FILTER_CONST => 4
       port map (
               CLK_REF
                                  => clk,
               USR_CLK_REF
                                  => '0',
                               => '0',
               CLK_FEEDBACK
               USR_LOCKED_STDY_RST => '0',
               USR_PLL_LOCKED_STDY => open,
               USR_PLL_LOCKED => open,
               CLK0
                                 => clk0,
               CLK90
                                  => open,
               CLK180
                                  => open,
                                 => open,
               CLK270
               CLK_REF_OUT
                                 => open
       process(clk0)
       begin
               if rising_edge(clk0) then
                      if rst = '0' then
```

Constraints

Basic module constraints



```
## blink.ccf
# Date: 2022-10-21
# Format:
# <pin-direction> "<pin-name>" Loc = "<pin-location>" | <opt.-constraints>;
# Additional constraints can be appended using the pipe symbol.
# Files are read line by line. Text after the hash symbol is ignored.
# Available pin directions:
# Pin_in
#
  defines an input pin
# Pin out
  defines an output pin
# Pin_inout
  defines a bidirectional pin
# Available pin constraints:
# SCHMITT_TRIGGER={true,false}
# enables or disables schmitt trigger (hysteresis) option
# PULLUP={true,false}
# enables or disables I/O pullup resistor of nominal 50kOhm
# PULLDOWN={true,false}
# enables or disables I/O pulldown resistor of nominal 50kOhm
# KEEPER={true,false}
 enables or disables I/O keeper option
# SLEW={slow,fast}
# sets slew rate to slow or fast
# DRIVE={3,6,9,12}
   sets output drive strength to 3mA..12mA
# DELAY_OBF={0..15}
# adds an additional delay of n * nominal 50ps to output signal
# DELAY_IBF={0..15}
# adds an additional delay of n * nominal 50ps to input signal
# FF_IBF={true,false}
# enables or disables placing of FF in input buffer, if possible
# FF_OBF={true,false}
# enables or disables placing of FF in output buffer, if possible
# LVDS_BOOST={true,false}
# enables increased LVDS output current of 6.4mA (default: 3.2mA)
# LVDS_TERM={true,false}
# enables on-chip LVDS termination resistor of nominal 1000hm, in output
mode only
# Global IO constraints can be set with the default_GPIO statement. It can
# overwritten by individual settings for specific GPIOs, e.g.:
# default_GPIO | DRIVE=3; # sets all output strengths to 3mA, unless
overwritten
Pin_in "clk" Loc = "IO_SB_A8" | SCHMITT_TRIGGER=true;
Pin_in "rst" Loc = "IO_EB_B0"; # SW3
Pin_out "led" Loc = "IO_SB_B4"; # D1
```

Additional Software

No additional software is needed.

App. A: Change History and Legal Notices

Document Change History

To get content of older revision go to "Change History" of this page and select older document revision number.

Date	Document Revision	Authors	Description
			add download link to
			test board subfolder
Error	Error	Error	
renderi	renderi	renderi	
ng	ng	ng	
macro	macro	macro	
'page-	'page-	'page-	
info'	info'	info'	
Ambiguo	Ambiguo	Ambiguo	
us	us	us	
method	method	method	
overload	overload	overload	
ing for	ing for	ing for	
method	method	method	
jdk.	jdk.	jdk.	
proxy27	proxy27	proxy27	
9.\$Proxy	9.\$Proxy	9.\$Proxy	
4022#ha	4022#ha	4022#ha	
sConten	sConten	sConten	
tLevelPe	tLevelPe	tLevelPe	
rmission	rmission	rmission	
	·		
Cannot	Cannot	Cannot	

resolve	resolve	resolve
which	which	which
method	method	method
to	to	to
invoke	invoke	invoke
for [null,	for [null,	for [null,
class	class	class
java.	java.	java.
lang.	lang.	lang.
String,	String,	String,
class	class	class
com.	com.	com.
atlassian	atlassian	atlassian
confluen	confluen	confluen
ce.	ce.	ce.
pages.	pages.	pages.
Page]	Page]	Page]
due to	due to	due to
overlapp	overlapp	overlapp
ing	ing	ing
prototyp	prototyp	prototyp
es	es	es
between	between	between
:	:	:
[interfac	[interfac	[interfac
e com.	e com.	e com.
atlassian	atlassian	atlassian
confluen	confluen	confluen
ce.user.	ce.user.	ce.user.
Conflue	Conflue	Conflue
nceUser	nceUser	nceUser
, class	, class	, class
java.	java.	java.
lang.	lang.	lang.
String,	String,	String,
class	class	class
com.	com.	com.

	atlassian	atlassian	atlassian	
	confluen	confluen	confluen	
	ce.core.	ce.core.	ce.core.	
	Content	Content	Content	
	EntityOb	EntityOb	EntityOb	
	ject]	ject]	ject]	
	[interfac	[interfac	[interfac	
	e com.	e com.	e com.	
	atlassian	atlassian	atlassian	
	.user.	.user.	.user.	
	User,	User,	User,	
	class	class	class	
	java.	java.	java.	
	lang.	lang.	lang.	
	String,	String,	String,	
	class	class	class	
	com.	com.	com.	
	atlassian	atlassian	atlassian	
	confluen	confluen	confluen	
	ce.core.	ce.core.	ce.core.	
	Content	Content	Content	
	EntityOb	EntityOb	EntityOb	
	ject]	ject]	ject]	
	, .		, ,	
20	024-04-16	v.13	Waldemar Hanemann	initial release blinky
		all		
			Error	
			renderi	
			ng	
			macro	
			'page-	
			info'	
			iiiio	
			Ambiguo	
			us	
I		1	1	1

ing for method jdk. proxy27 9.\$Proxy 4022#ha sConten tLevelPe rmission Cannot resolve which method to invoke for [null, class java. lang. String, class com.

method overload

confluen

ce.

atlassian

pages.

Page]

due to

overlapp

ing

prototyp

es

between

:

[interfac

atlassian confluen ce.user. Conflue nceUser , class java. lang. String, class com. atlassian confluen ce.core. Content EntityOb ject] [interfac e com. atlassian .user. User, class java. lang. String, class com. atlassian confluen ce.core. Content EntityOb

ject]

e com.

Legal Notices

Data Privacy

Please also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy

Document Warranty

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

REACH, RoHS and WEEE

REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA).

RoHS

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

WEEE

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

Error rendering macro 'page-info'

Ambiguous method overloading for method jdk.

proxy279.\$Proxy4022#hasContentLevelPermission. Cannot resolve which method to invoke for [null, class java.lang.String, class com.atlassian.confluence.pages.Page] due to overlapping prototypes between: [interface com.atlassian.confluence.user.

 $Confluence User, \ class \ java.lang. String, \ class \ com. at lass ian. confluence. core.$

ContentEntityObject] [interface com.atlassian.user.User, class java.lang.String, class com.atlassian.confluence.core.ContentEntityObject]