



Project Delivery - Xilinx devices

Revision v.157

Exported on 2020-12-09

Online version of this document:

<https://wiki.trenz-electronic.de/display/PD/Project+Delivery+-+Xilinx+devices>

1 Table of Contents

1	Table of Contents.....	2
2	Table of Figures.....	4
3	Table of Tables.....	5
4	Quick Start.....	7
5	Zip Project Delivery.....	8
5.1	Zip Name Description.....	8
5.2	Last supported Release.....	8
5.2.1	Currently limitations of functionality.....	8
5.3	Directory structure.....	9
5.4	Command Files.....	16
5.4.1	Windows Command Files.....	16
5.4.2	Linux Command Files.....	22
5.5	TE-TCL-Extensions.....	29
6	Design Environment: Usage.....	39
6.1	Reference-Design: Getting Started.....	39
6.2	Basic Design Settings.....	40
6.2.1	Initialise TE-scripts on Vivado/LabTools.....	40
6.2.2	Use predefined TE-Script functions.....	41
6.3	Hardware Design.....	41
6.3.1	Board Part Files.....	41
	Structure Board Parts.....	42
	Board Part or Design Extension.....	42
	Board Part CSV Description.....	42
6.3.2	Block Design Conventions.....	44
6.3.3	XDC Conventions.....	45
6.3.4	Backup Block Design as TCL-File.....	45
6.3.5	Microblaze Firmware.....	46
6.4	Software Design.....	46
6.4.1	Vitis: Generate predefined software from libraries.....	46
6.4.2	VITIS: Create user software project.....	46
6.5	Advanced Usage.....	46
6.5.1	User defined board part csv file.....	47
6.5.2	User defined Settings.....	47
6.5.3	User defined TCL Script.....	47
6.5.4	SDSOC-Template.....	47

6.5.5	HDL-Design	48
7	Checklist / Troubleshoot	49
8	References	50
9	Document Change History.....	51

2 Table of Figures

3 Table of Tables

Online version of this manual and other related documents can be found at
<https://wiki.trenz-electronic.de/display/PD/Project+Delivery>

\$body

4 Quick Start

The most Trenz Electronic FPGA Reference Designs are TCL-script based project.

There are several options to create the Vivado project from the project delivery. These options are described in [Vivado Projects - TE Reference Design](#)¹.

Since 2018.3 special "Module Selection Guide" is included into "_create_win_setup.cmd" and "_create_linux_setup.sh"

- **Execute** "_create_win_setup.cmd" or "_create_linux_setup.sh"
- **Select** "Module Selection Guide" (press "0" and Enter)
- **Follow instructions**

For manual configuration or addition command files for execution will be generated with "_create_win_setup.cmd" on Windows OS and "_create_linux_setup.sh" on Linux OS. If you use our prepared batch files for project creation do the following steps:

1. open "design_basic_settings.cmd/.sh" with text editor and set correct vivado path and board part number (this will be also done automatically with the "Module Selection Guide"). **How select the correct board part number is described on TE Board Part Files**²
2. run "vivado_create_project_guiemode.cmd/.sh"

See [Reference Design: Getting Started](#)³ for more details.

If you need our Board Part files only, see [Board Part Installation](#)⁴.

 For Problems, please check [Checklist / Troubleshoot](#)⁵ at first.

¹ <https://wiki.trenz-electronic.de/display/PD/Vivado+Projects+-+TE+Reference+Design>

² <https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files>

³ <https://wiki.trenz-electronic.de/display/PD/Project+Delivery#ProjectDelivery-Reference-Design:GettingStarted>

⁴ <https://wiki.trenz-electronic.de/display/PD/Installation>

⁵ <https://wiki.trenz-electronic.de/display/PD/Project+Delivery#ProjectDelivery-Checklist/Troubleshoot>

5 Zip Project Delivery

5.1 Zip Name Description

Desc ription	PC B Name		Project Name+ (opt. Variant)		supported VIVADO Version		Build Version and Date	
Example :	te0720	-	-test_board(_noprobuild)	-	vivado_2019.2	-	build_1_20191218145407	.zip

5.2 Last supported Release

Type or File	Version
Vivado Design Suite	2019.2
Trenz Project Scripts	2019.2.15
Trenz <board_series>_board_files.csv	1.4
Trenz apps_list.csv	2.3
Trenz zip_ignore_list.csv	1.0
Trenz mod_bd.csv (not included)	1.1

5.2.1 Currently limitations of functionality

- Important Note: QSPI Programming need special FSBL on 2017.4 or higher for all Zynq/ZynqMP. Special programming FSBL will be provided on all newer reference designs
- Linux OS only: VITIS software generation failed.
 - Reason: start "gmake" failed, alias is not set on Ubuntu
 - Workaround: "sudo ln -s /usr/bin/make /usr/bin/gmake" to generate alias or use SDK GUI to generate applications and boot files.

- Linux OS only: Function, which used external programs.
 - Reason: Currently only set correctly for Win OS.
 - Workaround: Change TCL scripts program path manually.
- Linux OS (Ubuntu 18.04) only: Project generation fails, in case language is not english
 - Workaround:Set LC_NUMERIC=en_US.UTF-8 for bash

5.3 Directory structure

File or Directory	Type	Description
<design_name>	base directory	Base directory with predefined batch files (*.cmd) to generate or open VIVADO-Project
<design_name>/block_design/	script	Script to generate Block Design in Vivado (*_bd.tcl). (optional) Some board part designs used subfolder <board_file_shortname> with Board Part specific Block Design (*_bd.tcl).
<design_name>/board_files/	script	Local board part files repository and a list of available board part files (<board_series>_board_files.csv)

File or Directory	Type	Description
<design_name>/board_files/carrier_extension	source	(Optional) Additional TCL-Scripts to extend Board Part PS-Preset with carrier board specific settings.
<design_name>/console	source	folder with different console command files. Use <code>_create_win_setup.cmd</code> or <code>_create_linux_setup.sh</code> to generate files on top folder.
<design_name>/constraints/	source	Project constrains (*.xdc). Some board part designs used subfolder <board_file_shortname> with additional constrains (*.xdc)
<design_name>/doc/	source	Documentation
<design_name>/hdl/	source	HDL-File and XCI-Files. Advanced usage only!
<design_name>/firmware/	source	ELF-File Location for MicroBlaze Firmware. Additional sub folder is used for MicroBlaze identification.

File or Directory	Type	Description
<design_name>/ip_lib/	source	Local Vivado IP repository
<design_name>/misc/	source	(Optional) Directory with additional sources
<design_name>/prebuilt/	prebuilt	Contains a readme with location information of different assembly variants
<design_name>/prebuilt/boot_images/	prebuilt	Directory with prebuilt boot images (*.bin) and configuration files (*.bif) for zynq and configured hardware files (*.bit and *.mcs) for micoblaze included in sub-folders: default or <board_file_shortcode>/<app_name>
<design_name>/prebuilt/hardware/	prebuilt	Directory with prebuilt hardware sources (*.bit, *.xsa, *.mcs) and reports included in subfolders: default or <board_file_shortcode>

File or Directory	Type	Description
<design_name>/prebuilt/software/	prebuilt	(Optional) Directory with prebuilt software sources (*.elf) included in subfolders: default or <board_file_shortname>/<app_name>
<design_name>/prebuilt/os/	prebuilt	(Optional) Directory with predefined OS images included in subfolders <os_name>/<board_file_shortname> or <os_name>/<ddr size>
<design_name>/scripts/	source	TCL scripts to build a project
<design_name>/settings/	source	(Optional) Additional design settings: zip_ignore_list.csv, vivado project settings, SDSOC settings
<design_name>/software/	source	(Optional) Directory with additional software

File or Directory	Type	Description
<design_name>/os/	source	(Optional) Directory with additional os sources in in subfolders <os_name>
<design_name>/sw_lib/	source	(Optional) Directory with local Vitis software IP repository and a list of available software (apps_list.csv)
<design_name>/v_log/	generated	(Temporary) Directory with vivado log files (used only when Vivado is started with predefined command files (*.cmd) from base folder otherwise this logs will be written into the vivado working directory)
<design_name>/vivado/	working, generated	(Temporary) Working directory where Vivado project is created. Vivado project file is <design_name>.xpr

File or Directory	Type	Description
<design_name>/vivado_lab/	work, generated	(Optional/Temporary) Working directory where Vivado LabTools is created. LabTools project file is <design_name>.lpr
<design_name>/workspace/hsi	obsolete	(Optional/Temporary) Directory where hsi project is created
<design_name>/workspace/sdk	work, generated	(Optional) Directory where Vitis project is created

File or Directory	Type	Description
<design_name>/tmp/	work, generated	(Optional) Directory for some tasks
<design_name>/_binaries_<article number>	generated	export directory for binaries (run _create_win_setup.cmd and follow instructions)
<design_name>/../SDSoC_PFM	obsolete	(Optional) Directory where SDSOC project is created
<design_name>/backup/	generated	(Optional) Directory for project backups

5.4 Command Files

Command files will be generated with "_create_win_setup.cmd" on Windows and "_create_linux_setup.sh" on Linux OS. Linux shell files are currently not available for this release.

5.4.1 Windows Command Files

File Name	Description
Design + Settings	
_create_win_setup.cmd	Use to create bash files. With 2018.3 and newer also "Module Selection Guide" is included and with 2019.2 prebuilt export for the selected variant
_use_virtual_drive.cmd	(Option) Create virtual drive for project execution. See Xilinx AR#52787 ⁶

⁶ <https://www.xilinx.com/support/answers/52787.html>

File Name	Description
<p>design_basic_settings.cmd</p>	<p>Settings for the other *.cmd files. Following Settings are available:</p> <ul style="list-style-type: none"> • General Settings: <ul style="list-style-type: none"> • (optional) DO_NOT_CLOSE_SHELL: Shell do not closed after processing • (optional) ZIP_PATH: Set Path to installed Zip-Program. Currently 7-Zip are supported. IUsed for predefined TCL-function to Backup project. • (optional) ENABLE_SDSOC: Enable SDSOC Setting. Currently only for some reference project as beta version! • Xilinx Setting: <ul style="list-style-type: none"> • XILDIR: Set Xilinx installation path (Default: c:\Xilinx). • VIVADO_VERSION: Current Vivado/LabTool/SDK Version (Example:2019.2). Don't change Vivado Version. <ul style="list-style-type: none"> • Xilinx Software will be searched in: • VIVADO (optional for project creation and programming): %XILDIR%\Vivado\%VIVADO_VERSION% • Vitis (optional for software projects and programming): %XILDIR%\Vitis\%VIVADO_VERSION% • LabTools (optional for programming only): %XILDIR%\Vivado_Lab\%VIVADO_VERSION% • Board Setting: <ul style="list-style-type: none"> • PARTNUMBER: Set Board part number of the project which should be created <ul style="list-style-type: none"> • Available Numbers: (you can use ID,PRODID,BOARDNAME or SHORTNAME from TExxx_board_file.csv list) • Used for project creation and programming

File Name	Description
	<ul style="list-style-type: none"> • To create empty project without board part, used PARTNUMBER=-1 (use GUI to create your project. No block design tcl-file should be in /block_design) • Example TE0726 Module : • USE ID USE PRODID PARTNUMBER=1 PARTNUMBER=te0726-01 • Programming Settings(program*file.cmd): <ul style="list-style-type: none"> • SWAPP: Select Software App, which should be configured. <ul style="list-style-type: none"> • Use the folder name of the <design_name>/prebuilt/boot_image/<partname>/ * subfolder. The *bin, *.mcs or *.bit from this folder will be used. • If you will configure the raw *.bit or *.mcs *.bin from the <design_name>/prebuilt/hardware/<partname>/ folder, use @set SWAPP=NA or @set SWAPP="". • Example: SWAPP=hello_world → used the file from prebuilt/boot_image/<partname>/hello_world SWAPP=NA → used the file from <design_name>/prebuilt/boot_image/<partname>/ • PROGRAM_ROOT_FOLDER_FILE: If you want to program design file from the rootfolder <design_name>, set to 1 <ul style="list-style-type: none"> • Attention: it should be only one *.bit, *.mcs or *.bin file in the root folder.

File Name	Description
design_clear_design_folders.cmd	<p>(optional) Attention: Delete "<design_name>/v_log/", "<design_name>/vivado/", "<design_name>/vivado_lab/", "<design_name>/sdsoc/", and "<design_name>/workspace/" directory with related documents! Type "Y" into the command line input to start deleting files</p>
design_run_project_batchmode.cmd	<p>(optional) Create Project with setting from "design_basic_settings.cmd" and source folders. Build all Vivado hardware and software files if the sources are available.</p> <p>Delete "<design_name>/vivado/", and "<design_name>/workspace/sdk/" directory with related documents before Project will created.</p>
Hardware Design	
vivado_create_project_guiemode.cmd	<p>Create Project with setting from "design_basic_settings.cmd" and source folders. Vivado GUI will be opened during the process.</p> <p>Delete "<design_name>/vivado/", and "<design_name>/workspace/" directory with related documents before Project will created.</p> <p>If old vivado project exists, type "y" into the command line input to start project creation again.</p>

File Name	Description
vivado_create_project_batchmode.cmd	<p>(optional) Create Project with setting from "design_basic_settings.cmd" and source folders.</p> <p>Delete "<design_name>/vivado/", and "<design_name>/workspace/" directory with related documents before Project will created.</p> <p>If old vivado project exists, type "y" into the command line input to start project creation again.</p>
vivado_open_existing_project_guiemode.cmd	<p>Opens an existing Project "<design_name>/vivado/<design_name>.xpr" and restore Script-Variables.</p>
Software Design	
sdk_create_prebuilt_project_guiemode.cmd	<p>(optional) Create Vitis project with hardware definition file from prebuild folder. It used the *.xsafrom: <design_name>/prebuilt/hardware/<board_file_shortname>/. Set <board_file_shortname> and <app_name> in "design_basic_settings.cmd".</p>
Programming	
program_flash.cmd	<p>(optional) Programming Flash Memory via JTAG with specified *.bin (Zynq devices) or *.mcs (native FPGA). Used LabTools Programmer (Vivado or LabTools only. Default, it used the boot.bin from: <design_name>/prebuilt/boot_images/<board_file_shortname>/<app_name>. Settings are done in "design_basic_settings.cmd".</p>

File Name	Description
<p>program_flash_binfile.cmd</p>	<p>obsolete (optional) For Zynq Systems only. Programming Flash Memory via JTAG with specified Boot.bin. Used SDK Programmer (Same as SDK "Program Flash") or LabTools Programmer (Vivado or LabTools only), depends on installation settings. Default, it used the boot.bin from: <design_name>/prebuilt/boot_images/<board_file_shortcode>/<app_name>. Settings are done in "design_basic_settings.cmd".</p>
<p>program_flash_mcsfile.cmd</p>	<p>obsolete (optional) For Non-Zynq Systems only. Programming Flash Memory via JTAG with specified <design_name>.mcs. Used LabTools Programmer (Vivado or LabTools only), depends on installation settings. Default, it used the <design_name>.mcs from: <design_name>/prebuilt/hardware/<board_file_shortcode>. Settings are done in "design_basic_settings.cmd".</p>
<p>program_fpga_bitfile.cmd</p>	<p>(optional) Programming FPGA via JTAG with specified <design_name>.bit. Used LabTools Programmer (Vivado or LabTools only), depends on installation settings. Default, it used the <design_name>.bit from: <design_name>/prebuilt/hardware/<board_file_shortcode>. Settings are done in "design_basic_settings.cmd".</p>

File Name	Description
labtools_open_project_gui_mode.cmd	(optional) Create or open an existing Vivado Lab Tools Project. (Additional TCL functions from Programming and Utilities Group are usable). Settings are done in "design_basic_settings.cmd".

5.4.2 Linux Command Files

File Name	Status	Description
Design + Settings		
_create_linux_setup.sh	available	Use to create bash files. With 2018.3 and newer also "Module Selection Guide" is included and with 2019.2 prebuilt export for the selected variant

File Name	Status	Description
design_basic_settings.sh	available	<p>Settings for the other *.cmd files. Following Settings are available:</p> <ul style="list-style-type: none"> • General Settings: <ul style="list-style-type: none"> • (optional) DO_NOT_CLOSE_SHELL: Shell do not closed after processing • (optional) ZIP_PATH: Set Path to installed Zip-Program. Currently 7-Zip are supported. Used for predefined TCL-function to Backup project. • (optional) ENABLE_SDSOC: Enable SDSOC Setting. Currently only for some reference project as beta version! • Xilinx Setting: <ul style="list-style-type: none"> • XILDIR: Set Xilinx installation path (Default: /opt/Xilinx/). • VIVADO_VERSION: Current Vivado/LabTool/SDK Version (Example:2019.2). Don't change Vivado Version. <ul style="list-style-type: none"> • Xilinx Software will be searched in: • VIVADO (optional for project creation and programming): %XILDIR%/ Vivado/ %VIVADO_VERSION%/ and for SDSoc on %XILDIR%\SDx\ %VIVADO_VERSION%\Vivado\

File Name	Status	Description
		<ul style="list-style-type: none"> • Vitis (optional for software projects and programming): %XILDIR%/SDK\ %VIVADO_VERSION%/ • LabTools (optional for programming only): %XILDIR%/Vivado_Lab/ %VIVADO_VERSION%/ • Board Setting: <ul style="list-style-type: none"> • PARTNUMBER: Set Board part number of the project which should be created <ul style="list-style-type: none"> • Available Numbers: (you can use ID,PRODID,BOARDNAME or SHORTNAME from TExxx_board_file.csv list) • Used for project creation and programming • To create empty project without board part, used PARTNUMBER=-1 (use GUI to create your project. No block design tcl-file should be in /block_design) • Example TE0726 Module :

File Name	Status	Description
		<ul style="list-style-type: none"> • USE ID USE PRODID PARTNUMBER= 1 PARTNUMBER= te0726-01 • Programming Settings(program*file.cmd): <ul style="list-style-type: none"> • SWAPP: Select Software App, which should be configured. <ul style="list-style-type: none"> • Use the folder name of the <design_name> /prebuilt/ boot_image/ <partname>/* subfolder. The *bin, *.mcs or *.bit from this folder will be used. • If you will configure the raw *.bit or *.mcs *.bin from the <design_name> /prebuilt/ hardware/ <partname>/ folder, use @set SWAPP=NA or @set SWAPP="".

File Name	Status	Description
		<ul style="list-style-type: none"> • Example: SWAPP=hello_world → used the file from prebuilt/ boot_image/ <partname>/ hello_world SWAPP=NA → used the file from <design_name> /prebuilt/ boot_image/ <partname>/ • PROGRAM_ROOT_FOLDER_FILE: If you want to program design file from the rootfolder <design_name>, set to 1 <ul style="list-style-type: none"> • Attention: it should be only one *.bit, *.msc or *.bin file in the root folder.
design_clear_design_folders.sh	not available	(optional) Attention: Delete "<design_name>/v_log/", "<design_name>/vivado/", "<design_name>/vivado_lab/", "<design_name>/sdsoc/", and "<design_name>/workspace/" directory with related documents! Type "Y" into the command line input to start deleting files

File Name	Status	Description
design_run_project_bashmode.sh	not available	<p>(optional) Create Project with setting from "design_basic_settings.cmd" and source folders. Build all Vivado hardware and software files if the sources are available.</p> <p>Delete "<design_name>/vivado/", and "<design_name>/workspace/sdk/" directory with related documents before Project will created.</p>
Hardware Design		
vivado_create_project_gui_mode.sh	available	<p>Create Project with setting from "design_basic_settings.cmd" and source folders. Vivado GUI will be opened during the process.</p> <p>Delete "<design_name>/vivado/", and "<design_name>/workspace/" directory with related documents before Project will created.</p> <p>If old vivado project exists, type "y" into the command line input to start project creation again.</p>

File Name	Status	Description
vivado_create_project_bashmode.sh	not available	<p>(optional) Create Project with setting from "design_basic_settings.cmd" and source folders.</p> <p>Delete "<design_name>/vivado/", and "<design_name>/workspace/" directory with related documents before Project will created.</p> <p>If old vivado project exists, type "y" into the command line input to start project creation again.</p>
vivado_open_existing_project_gui_mode.sh	available	<p>Opens an existing Project "<design_name>/vivado/<design_name>.xpr" and restore Script-Variables.</p>
Software Design		
sdk_create_prebuilt_project_gui_mode.sh	not available	<p>(optional) Create SDK project with hardware definition file from prebuild folder. It used the *.hdfxsa from: <design_name>/prebuilt/hardware/<board_file_shortcode>/.</p> <p>Set <board_file_shortcode> and <app_name> in "design_basic_settings.cmd".</p>
Programming		

File Name	Status	Description
program_flash.sh	not available	(optional) Programming Flash Memory via JTAG with specified *.bin (Zynq devices) or *.mcs (native FPGA). Used LabTools Programmer (Vivado or LabTools only). Default, it used the boot.bin from: <design_name>/prebuilt/boot_images/<board_file_shortname>/<app_name>. Settings are done in "design_basic_settings.sh".
labtools_open_project_gui_mode.sh	not available	(optional) Create or open an existing Vivado Lab Tools Project. (Additional TCL functions from Programming and Utilities Group are usable). Settings are done in "design_basic_settings.cmd".

5.5 TE-TCL-Extensions

Name	Options	Description (Default Configuration)
TE::help		Display currently available functions. Important: Use only displayed functions and no functions from sub-namespaces
Hardware Design		

Name	Options	Description (Default Configuration)
TE::hw_blockdesign_create_bd	[-bd_name] [-msys_local_mem] [-msys_ecc] [-msys_cache] [-msys_debug_module] [-msys_axi_periph] [-msys_axi_intc] [-msys_clk] [-help]	<p>Create new Block-Design with initial Setting for PS, for predefined bd_names: fsys → Fabric Only, msys → Microblaze, zsys → 7Series Zynq, zusys → UltraScale+ Zynq</p> <p>Typ TE::hw_blockdesign_create_bd -help for more information</p>
TE::hw_blockdesign_export_tcl	[-no_mig_contents] [-no_validate] [-mod_tcl] [-svntxt <arg>] [-board_part_only] [-help]	<p>Export Block Design to project folder <design_name>/block_design/. Old *bd.tcl will be overwritten!</p>
TE::hw_build_design	\[-disable_synth\] \[-disable_bitgen\] \[-disable_hdf\] \[-disable_mcsген\] \[-disable_reports\] \[-export_prebuilt\] \[-export_prebuilt_only\] \[-help\]	<p>Run Synthese, Implement, and generate Bit-file, optional MCS-file and some report files</p>
Software Design		

Name	Options	Description (Default Configuration)
<pre> FE::s w_ru n_hsi </pre>	<pre> [-run_only] [- prebuilt_hdf <arg>] [- no_hsi] [-no_bif] [- no_bin] [-no_bitmcs] [-clear] [-help] </pre>	<p>obsolete</p> <p>Copies current Hardware files and reports from the vivado project to the prebuilt folder, if -prebuild_hdf <arg> isn't set. Copy the Hardware Defintition file to the working directory:<design_name>/workspace/hsi Run HSI in <design_name>/workspace/hsi for all Programes listed in <design_name>/sw_lib/apps_list.csv If HSI is finished, BIF-GEN and BIN-Gen are running for these Apps in the prepuilt folders <design_name>/prebuilt/...</p> <p>You can deactivate different steps with following args :</p> <ul style="list-style-type: none"> • -no_hsi : *.elf filesgeneration is disabled • -no_bif : *.bif files generation is disabled • -no_bin : *.bin files generation is disabled • -no_bitmcs: *.bit and *.mcs file (with software design) is disabled

Name	Options	Description (Default Configuration)
<pre> FE::s w_ru n_sdk </pre>	<pre> [-open_only] [- update_hdf_only] [- prebuilt_hdf <arg>] [- clear] [-help] </pre>	<p>obsolete</p> <p>Copies current Hardware files and reports from the vivado project to the prebuilt folder, if -prebuild_hdf <arg> isn't set. Copy the Hardware Defintition file to the working directory:<design_name>/workspace/sdk Start SDK GUI in this workspace</p>

Name	Options	Description (Default Configuration)
TE::sw_run_vitis	[-all] [-gui_only] [-no_gui] [-workspace_only] [-prebuilt_xsa_only] [-prebuilt_xsa <arg>] [-clear] [-help]	<p>Copies current Hardware files and reports from the vivado project to the prebuilt folder, if -prebuild_xsa <arg> or -prebuilt_xsa_only isn't selected.</p> <p>Copy the XSA File to the working directory:<design_name>/workspace/sdk</p> <p>Generates Vitis workspace with platform project and start Vitis. Optional parameter</p> <ul style="list-style-type: none"> • -all : generate all apps defined in apps_list.csv and export results into the prebuild folder • -gui_only : open only Vitis on the default workspace • -no_gui : Vitis will not opened after project generation • -workspace_only : copy XSA file only into the workspace • -prebuilt_xsa* : use prebuilt XSA
Programming		
TE::pr_init_hardware_manager	[-help]	Open Hardwaremanager, autoconnect target device and initialise flash memory with configuration from *_board_files.csv.

Name	Options	Description (Default Configuration)
TE::program_bitfile	[-used_board <arg>] [-swapp <arg>] [-available_apps] [-used_basefolder_bitfile] [-help]	<p>Copies current Hardware files and reports from the vivado project to the prebuilt folder, if -used_board <arg> isn't set (Vivado only). Programming Bitfile from <design_name>/prebuilt/hardware/<board_file_shortcode> to the fpga device. If "-used_basefolder_bitfile" is set, the Bitfile (*.bit) from the base folder (<design_name>) is used instead of the prebuilts. Attention: Take only one Bitfile in the basefolder!</p> <p>(MicroBlaze only) If "-swapp" is set, the Bitfile with *.elf configuration is used from <design_name>/prebuilt/boot_images/<board_file_shortcode>/<app_name></p>
TE::program_flash	[-swapp <arg>] [-swapp_av] [-reboot] [-erase] [-setup] [-used_board] [-basefolder] [-def_fsbl] [-help]	<p>Program flash with the given swapp from the prebuilt folder (<design_name>/prebuilt/boot_images/<board_file_shortcode>/<app_name>). Available app can be checked with -swapp_av, specify app with -swapp <app_name> Erase flash only with -erase</p>

Name	Options	Description (Default Configuration)
TE::pr _putty	[-available_com] [-com] [-speed] [-help]	<p>Show available COM ports and open automatically the UART COM port, in case only one is selectable</p> <p>Important:</p> <ul style="list-style-type: none"> • Need putty installed in global path environments • Linux currently not supported
TE::pr _program_flash_binfile	[-no_reboot] [-used_board <arg>] [-swapp <arg>] [-available_apps] [-force_hw_manager] [-used_basefolder_binfile] [-help]	<p>Attention: For Zynq Systems only!</p> <p>Program the Bootbin from <design_name>/prebuilt/boot_images/<board_file_shortcode>/<app_name> to the fpga device.</p> <p>Appname is selected with: -swapp <app_name></p> <p>After programming device reboot from memory will be done.</p> <p>Default SDK Programmer is used, if not available LabTools Programmer is used.</p> <p>If "-used_basefolder_binfile" is set, the Binfile (*.bin) from the base folder (<design_name>) is used instead of the prebuilts.</p> <p>Attention: Take only one Binfile in the basefolder!</p>

Name	Options	Description (Default Configuration)
<pre>TE::program_flash_mcsfile</pre>	<pre>[-no_reboot] [-used_board <arg>] [-swapp <arg>] [-available_apps] [-used_basefolder_mcsfile] [-help]</pre>	<p>Copies current Hardware files and reports from the vivado project to the prebuilt folder, if <code>-used_board <arg></code> isn't set (Vivado only). Initialise flash memory with configuration from <code>*_board_files.csv</code> Programming MCSfile from <code><design_name>/prebuilt/hardware/<board_file_shortcode></code> to the Flash Device. After programming device reboot from memory will be done. If "<code>used_basefolder_binfile</code>" is set, the MCSfile (<code>*.mcs</code>) from the base folder (<code><design_name></code>) is used instead of the prebuilts. Attention: Take only one MCSfile in the basefolder!</p> <p>(MicroBlaze only) If "<code>swapp</code>" is set, the MCSfile with <code>*.elf</code> configuration is used from <code><design_name>/prebuilt/boot_images/<board_file_shortcode>/<app_name></code></p>
Utilities		

Name	Options	Description (Default Configuration)
TE::util_zip_project	[-save_all] [-remove_prebuilt] [-manual_filename <arg>] [-help]	Make a Backup from your Project in <design_name>/backup/ Zip-Program Variable must be set in start_settings.cmd. Currently only 7-Zip is supported.
TE::util_package_length	[-help]	Export Package IO length information to *.csv on the doc folder
Beta Test (Advanced usage only!)		
TE::ADV::beta_util_sdso_project	[-check_only] [-help]	Create SDSOC-Workspace. Currently only on some Reference-Designs available. Run [-check_only] option to check SDSOC ready state.
TE::ADV::beta_hw_remove_board_part	[-permanent] [-help]	Reconfigure Vivado project as project without board part. Generate XDC-File from board part IO definitions and change ip board part properties. No all IPs are supported.
TE::ADV::beta_hw_export_rtl_ip	\[-help\]	Save IPs used on rtl designs as *.xci in <design_name>hdl/xci. If sub folder <board_file_shortname> is defined this will be saved there.

Name	Options	Description (Default Configuration)
TE::A DV::b eta_hw_create_board_part	\[-series <arg>\] \[-all\] \[-preset\] \[-existing_ps\] \[-help\]	create PS or preset.xml PS settings from external tcl scripts
TE::A DV::b eta_hw_export_binary	\[-mode <arg>\] \[-app <arg>\] \[-folder <arg>\] \[-all\] \[-help\]	export prebuilt files to an given folder (based from project folder). Special folder is used, if empty

6 Design Environment: Usage

6.1 Reference-Design: Getting Started

- Install **Xilinx Vivado Design Suite** or **Xilinx Vivado Webpack** (free license for some FPGA only: see <http://www.xilinx.com/products/design-tools/vivado/vivado-webkit.html>) (optional) Install **Xilinx Vivado LabTools** (Lab Edition)
- Automatically configuration of the reference-designs (only with 2018.3 scripts and newer):
 - Run "_create_win_setup.cmd" or "_create_linux_setup.sh"
 - select "module selection guide" and follow instructions.
 - "**design_basic_settings.cmd**" will be configured over this menu
- (optional for 18.3 or newer) Manual Configure the reference-design (Note: batch/bash files works only in the basefolder of the project, use _create_*_setup.cmd/sh or copy manually):
 1. Open "**design_basic_settings.cmd**" with a text-editor:
 - a. Set correct Xilinx Environment:


```
@set XILDIR=C:/Xilinx
@set VIVADO_VERSION=2019.2
```

 Program settings will be search in :


```
%XILDIR%/VIVADO/%VIVADO_VERSION%/
%XILDIR%/Vivado_Lab/%VIVADO_VERSION%/
%XILDIR%/Vitis/%VIVADO_VERSION%/
```

 Example directory: c:/Xilinx/Vivado/2019.2/
 Attention: Scripts are supported only with predefined Vivado Version!
 - b. Set the correct module part-number:


```
@set PARTNUMBER=x
```

 You found the available Module Numbers in [<design_name>/board_files/<board_series>_board_files.csv](#)
 - c. Set Application name (for programming with batch-files only):



```
@set SWAPP=NA
```

 NA (No Software Project) used *.bit or *.mcs from [<design_name>/prebuilt/hardware/<board_file_shortcode>/<app_name>](#) (Software Project) used *.bit or *.mcs or *.bin from [<design_name>/prebuilt/boot_images/<board_file_shortcode>/<app_name>](#)
 - Create all prebuilt files in one step:
 2. Run "**design_run_project_batchmode.cmd**"
 - (optional to Step 2) Create all prebuilt files in single steps:
 3. Run "**vivado_create_project_gui_mode.cmd**":
 A Vivado Project will be create and open in ./vivado
 4. Type "**TE::hw_build_design**" on Vivado TCL-Console:
 Run Synthese, Implement and create Bitfile and optional MCSfile
 5. Type "**TE::sw_run_vitis -all -no_gui**" on Vivado TCL-Console:
 Create all Software Applications from [<design_name>/sw_lib/apps_list.csv](#)
 6. (optional to Step 5) Type "**TE::sw_run_vitis**" on Vivado TCL-Console:
 Create a SDK Project in [<design_name>/workspace/sdk](#)
 Include Hardware-Definition-File, Bit-file and local Software-libraries from [<design_name>/sw_lib/sw_apps](#)

- Programming FPGA or Flash Memory with prebuilt Files:
 7. Connect your Hardware-Modul with PC via JTAG.
With Batch-file:
 8. (optional) Zynq-Devices Flash Programming (*.bin) or FPGA-Device Flash Programming (*.mcs):
Run "**program_flash.cmd**"
 10. (optional) FPGA-Device Programming (*.bit):
Run "**program_fpga_bitfile.cmd**"
 With Vivado/Labtools TCL-Console:
 11. Run "**vivado_open_existing_project_guiemode.cmd**" or "**labtools_open_project_guiemode.cmd**" to open Vivado or LabTools
 12. (optional) Zynq-Devices Flash Programming (*.bin):
Type "**TE::pr_program_flash -swap <app_name>**" on Vivado TCL-Console
Used **.bin(Zynq)/.mcs(native FPGA) <design_name>/prebuilt/boot_images/<board_file_shortcode>/<app_name>**
 13. (optional) FPGA-Device Programming (*.bit):
Type "**TE::pr_program_jtag_bitfile -swap <app_name>**" on Vivado TCL-Console
Used *.bit from **<design_name>/prebuilt/boot_images/<board_file_shortcode>/<app_name>**

6.2 Basic Design Settings

6.2.1 Initialise TE-scripts on Vivado/LabTools

- Variant 1 (recommended):
 - Start the project with the predefined command file (**vivado_open_existing_project_guiemode.cmd**) respectively LabTools with (**labtools_open_project_guiemode.cmd**)
- Variant 2:
 - Create your own Initialisation Button on the Vivado GUI:
 - Tools → Customize Commands → Customize Commands...
 - Push 
 - Type Name ex.: Init Scripts
 - Press Enter
 - Select Run command and insert:
 - for Vivado: `cd [get_property DIRECTORY [current_project]]; source -notrace "../scripts/reinitialise_all.tcl"`
 - for LabTool: `cd [pwd]; source -notrace "../scripts/reinitialise_all.tcl"`
 - Press Enter
 - A new Button is shown on the Vivado Gui: All Scripts are reinitialised, if you press this Button.
- Variant 3:
 - Reinitialise Script on Vivado TCL-Console:
 - Type: `source ../scripts/reinitialise_all.tcl`

6.2.2 Use predefined TE-Script functions

- Variant 1 (recommended):
 - Typ function on Vivado TCL Console, ex.: TE::help
 - TE::help
 - Show all predefined TE-Script functions.
 - TE:<functionname> -help
 - Show short description of this function.
 - **Attention:** If -help argument is set, all other args will be ignored.
- Variant 2:
 - Create your own function Button on the Vivado GUI:
 - Tools → Customize Commands → Customize Commands...
 - Push +
 - Type Name ex.: Run SDK
 - Press Enter
 - Select Run command and insert function:
 - Variante 1 (no Vivado request window for args):
 - insert function and used args, ex.:
TE::sw_program_zynq -swapp
hello_world
 - Variant 2 (Vivado request window for args):
 - insert function, ex.:TE::sw_program_zynq
 - Press Define Args...
 - For every arg:
 - Push +
 - Typ Name, Comment, Default Value and set optional
 - Press Enter
 - Example for args:
 - Push +
 - Index, Key Name, -swapp, ✓
 - Push +
 - Appname, Arg, hello_world, ✓
 - Press Enter
 - A new Button is shown on the Vivado Gui.

6.3 Hardware Design

6.3.1 Board Part Files

More details see [TE Board Part Files](#)⁷

⁷ <https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files>

Structure Board Parts

Board Parts are located on subfolder "board_files", with the name of the special board. Revisions are splitt in the subfolder of the board part <boardpart_name><version>

Every Version of a Board Parts consists of four files:

- board.xml
- part0_pins.xml
- preset.xml
- picture.jpg or picture.png

Board Part or Design Extension

Board Part Extensions are TCL-Scripts, which can be sourced in Vivado Block Design. Thy are usable with TE-Scripts only. It contains additional settings of PS-settings or special carrier-board design changes.

Use Reference Designs or Vivado TCL-Console(TE-Script extensions, see [Initialise TE-scripts on Vivado/LabTools\(see page 40\)](#)): **TE::hw_blockdesign_create_bd -help** to create PS with full settings. Or source the TCL file manually direct after "Run Block Automation"

Possible:

- Board Part PS settings are located on subfolder "board_files/preset_extension/" with file name *_preset.tcl.
- Design modifications are located on subfolder "board_files/bd_mod/" with file name *_bd.tcl.

Board Part CSV Description

Board Part csv file is used for TE-Scripts only.

Na me	Description	Value
ID	ID to identify the board variant of the module series, used in TE-Scripts	Number, should be unique in csv list
PR ODI D	Product ID	Product Name
PAR TNA ME	FPGA Part Name, used in Vivado and TE-Scripts	Part Name, which is available in Vivado, ex. xc7z045ffg900-2

Name	Description	Value
BOARD_NAME	Board Part Name, used in Vivado and TE-Scripts	set Board Part Name or "NA", which is available in Vivado, NA is not defined to run without board part and board part ex. trenz.biz ⁸ :te0782-02-45:part0:1.0
SHORTNAME	Subdirectory name, used for multi board projects to get correct sources and save prebuilt data	name to save prebuilt files or search for sources
ZYNQFLASH_TYP	Flash typ used for programming Zynq-Devices via SDK-Programming Tools (program_flash)	"qspi_single" or "NA", NA is not defined
FPGA_FLASH_TYP	Flash typ used for programming Devices via Vivado/LabTools	<p>"<Flash Name from Vivado> <SPI Interface> <Flash Size in MB>" or "NA" , NA is not defined, ex. s25fl256s-3.3v-qspi-x4-single SPIx4 32</p> <p>Flash Name is used for programming, SPI Interface and Size in MB is used for *.mcs build.</p> <p>For Zynq and ZynqMO only Flash name is necessary</p>
PCB_REVISION	Supported PCB Revision	"<supported PCB Revision> <supported PCB Revision>", for ex. "REV02" or "REV03 REV02"
DDR_SIZE	Size of Module DDR	use GB or MB, for ex. "2GB" or "512MB" or "NA" if not available

⁸ <http://trenz.biz>

Name	Description	Value
FLASH_SIZE	Size of Module Flash	use MB, for ex. "64MB" or "NA" if not available
EMMC_SIZE	Size of Module EMMC	use GB or MB, for ex. "4GB" or "NA" if not available
OTHERS	Other module relevant changes to distinguish assembly variants	
NOTES	Additional Notes	
DESIGN	Specify the allowed variants for different designs.	see also <design folder>\settings\design_settings.tcl

6.3.2 Block Design Conventions

- Only one Block-Design per project is supported
- Recommended BD-Names (currently impotend for some TE-Scripts):

Name	Description
zsys	Identify project as Zynq Project with processor system (longer name with *zsys* are supported too)
zusys	Identify project as UltraScaleZynq Project with processor system (longer name with *zusys* are supported too)
msys	Identify project as Microblaze Project with processor system (longer name with *msys* are supported too)

Name	Description
fsys	Identify project as FPGA-fabric Project without processor system (longer name with *fsys* are supported too)

- Create Basic Block Design with PS Board-Part Preset and Carrier-Board extended settings (only if subfolder carrier_extension with tcl files is available), use `TE::hw_blockdesign_create_bd -help`

6.3.3 XDC Conventions

- All *.xdc from <design_name>/constrains/ are load into the vivado project on project creation.
Attention: If subfolder <design_name>/constrains/<board_file_shortcode> is defined, it will be used the subfolder constrains only for this module!
- Recommended XDC-Names (used for Vivado XDC-options):

Property	Name part	Description
Set Processing Order	*_e_*	set to early
	l	set to late
		set to normal
Set Used In	*_s_*	used in synthese only
	i	used in implement only
		used in both, synthese and implement

6.3.4 Backup Block Design as TCL-File

- Backup your Block-Design with TCL-Command `"TE::hw_blockdesign_export_tcl"` in <design_name>/block_design/ It will be saved as *_bd.tcl
Attention: If subfolder <design_name>/block_design/<board_file_shortcode> or <design_name>/block_design/PCB Revision> is defined, it will be saved there!

Only one *.tcl file should be in the backup folder respectively the subfolder `<board_file_shortname>`

6.3.5 Microblaze Firmware

- Microblaze Firmware (*.elf) can be added to the source folder `<design_name>/firmware/<Microblaze IP Instance>`.
- For MCS-Core use MCS IP Instance Name. This name must use *mcs* or *syscontrol* in the name.

6.4 Software Design

6.4.1 Vitis: Generate predefined software from libraries

- To generate predefined software from libraries, run `"TE::sw_run_vitis -all -no_gui"` on Vivado TCL-Console
- All programs in `<design_name>/sw_lib/apps_list.csv` are generated automatically
- Supported are local application libraries from `<design_name>/sw_lib/sw_apps` or the most Xilinx SDK Applications found in `%XILDIR%/SDK/%VIVADO_VERSION%/data/embeddedsw/lib/sw_app`

6.4.2 VITIS: Create user software project

- To start SDK project, run `"TE::sw_run_vitis"` on Vivado TCL-Console or run `"TE::sw_run_vitis -workspace_only"` on Vivado TCL-Console. Include Hardware-Definition-File (XSA), Bit-file and local Software-libraries from `<design_name>/sw_lib/sw_apps`
- To use Hardware-Definition-File, Bit-file from prebuilt folder without building the Vivado hardware project, run `"sdk_create_prebuilt_project_gui_mode.cmd"` or type `"TE::sw_run_vitis -prebuilt_xsa <board_number>"` on Vivado-TCL-Console
- To open an existing SDK-project without update HDF-Data, type `"TE::sw_run_vitis -gui_only"` on Vivado-TCL-Console

6.5 Advanced Usage

Attention: not all features of the TE-Scripts are supported in the advanced usage!

6.5.1 User defined board part csv file

To modify current board part csv list, make a copy of the original csv and rename with suffix "_mod.csv", ex. TE0782_board_files.csv as TE0782_board_files_mod.csv. Scripts used modified csv instead of the original file.

See [Chapter Board Part Files](#)(see page 41) for more information.

6.5.2 User defined Settings

- Vivado settings:
 - Vivado Project settings (corresponding TCL-Commands) can be saved as a user defined file "<design_name>/settings/project_settings.tcl". This file will be loaded automatically on project creation.
- Script settings:
 - Additional script settings (only some predefined variables) can be saved as a user defined file "<design_name>/settings/development_settings.tcl". This file will be loaded automatically on script initialisation.
- Design settings:
 - Additional script settings (only some predefined variables) can be saved as a user defined file "<design_name>/settings/design_settings.tcl". This file will be loaded automatically on script initialisation.
- ZIP ignore list:
 - Files which should not be added in the backup file can be defined in this file: "<design_name>/settings/zip_ignore_list.tcl". This file will be loaded automatically on script initialisation.
- SDSOC settings:
 - SDSOC settings will be deposited on the following folder: "<design_name>/settings/sdsoc"

6.5.3 User defined TCL Script

TCL Files from "<design_name>/settings/usr" will be load automatically on script initialisation.

6.5.4 SDSOC-Template

SDSOC description and files to generate SDSoc project are deposited on the following folder: "<design_name>/settings/sdsoc"

6.5.5 HDL-Design

HDL files can be saved in the subfolder "<design_name>/hdl/" as single files or <design_name>/hdl/folder/ and all subfolders or "<design_name>/hdl/<shortname>" and all subfolders of "<design_name>/hdl/<shortname>". They will be loaded automatically on project creation. Available formats are *.vhd, *.v and *.sv. A own top-file must be specified with the name "<design_name>_top.v" or "<design_name>_top.vhd".

To set file attributes, the file name must include "_simonly_" for simulation only and "_synonly_" for synthese only.

IP-cores (*.xci). can be saved in the subfolder "<design_name>/hdl/xci" or "<design_name>/hdl/xci/<shortname>". They will be loaded automatically on project creation.

IP -TCL description (*_preset.tcl). can be saved in the subfolder "<design_name>/hdl/tcl" or "<design_name>/hdl/tcl/<shortname>". They will be loaded automatically on project creation.

- *_preset.tcl must include
 - TCL part for IP creation: create_ip -name ...
 - TCL part for IP configuration: set_property -dict...
 - TCL part for IP target generation: generate_target {instantiation_template}

7 Checklist / Troubleshoot

1. Are you using exactly the same Vivado version? If not then the scripts will not work, no need to try.
 2. Are you using Vivado in Windows PC? Vivado works in Linux also, but the scripts are tested on Windows only.
 3. Is your PC OS installation English? Vivado may work on national versions also, but there have been known problems.
 4. Win OS only: Use short path name, OS allows only 256 characters in normal path.
 5. Linux OS only: Use bash as shell and add access rights to bash files. Check with "ls /bin/sh". It should be displayed: /bin/sh -> bash. Access rights can be changed with "chmod".
 6. Are there space characters on the project path? Sometimes TCL-Scripts can't handle this correctly. Remove spaces from project path.
 7. Did you have the newest reference design build version? Maybe it's only a bug from an older version.
 8. Check <design_name>/v_log/vivado.log? If no logfile exists, wrong Xilinx paths are set in [design_basic_settings.cmd](#)
 9. On project creation process old files will be deleted. Sometimes the access will be denied by OS (synchronisation problem) and the scripts canceled. Please try again.
 10. If nothing helps, send a mail to Trenz Electronic Support (support@trenz-electronic.de⁹) with subject line "[TE-Reference Designs] ", the complete zip-name from your reference design and the last log file (<design_name>/v_log/vivado.log)
-



⁹ <mailto:support@trenz-electronic.de>

8 References

1. Vivado Design Suite User Guide - Getting Started (UG910)
 2. Vivado Design Suite User Guide - Using the Vivado IDE (UG893)
 3. Vivado Design Suite User Guide - I/O and Clock Planning (UG899)
 4. Vivado Design Suite User Guide - Programming and Debugging (UG908)
 5. Zynq-7000 All Programmable SoC Software Developers Guide (UG821)
 6. SDSoC Environment User Guide - Getting Started (UG1028)
 7. SDSoC Environment - User Guide (UG1027)
 8. SDSoC Environment User Guide - Platforms and Libraries (UG1146)
-


9 Document Change History

To get content of older revision got to "Change History" of this page and select older revision number.

Date	Revision	Vivado Version	Authors	Description
 2020-11-26	v.157(see page 6)	2019.2	 ¹⁰	working in process
2019-12-18	v.148	2018.2	John Hartfiel	Last Vivado 2018.3 supported project delivery version
---	---	2018.2	John Hartfiel	Last Vivado 2018.2 supported project delivery version <ul style="list-style-type: none"> no document update was done
2019-07-10	v.142	2017.4	John Hartfiel	Last Vivado 2017.4 supported project delivery version

¹⁰ <https://wiki.trenz-electronic.de/display/~j.hartfiel>

Date	Revision	Vivado Version	Authors	Description
2017-11-03	v.134	2017.2	John Hartfiel	Last Vivado 2017.2 supported project delivery version
2017-09-12	v.131	2017.1	John Hartfiel	Last Vivado 2017.1 supported project delivery version
2017-04-12	v.126	2016.4	John Hartfiel	Last Vivado 2016.4 supported project delivery version
2017-01-16	v.114	2016.2	John Hartfiel	Last Vivado 2016.2 supported project delivery version
2016-06-21	v.83	2015.4	John Hartfiel	Last Vivado 2015.4 supported project delivery version

Date	Revision	V v a d o V e r s i o n	Authors	Descriptio n
2013-03-11	v.1	---	Antti Lukats	Initial release
	All			

¹¹ <https://wiki.trenz-electronic.de/display/~antti.lukats>

¹² <https://wiki.trenz-electronic.de/display/~j.hartfiel>

¹³ <https://wiki.trenz-electronic.de/display/~s.kunath>