

Project Delivery

Authors: \$metadata.from("Contributors")

Revision: \$metadata.from("DocRevision")

Date: 25.05.2016 11:23



Table of Contents

Table of contents	3
Zip Project Delivery	4
Zip Name Description	4
Last supported Release	4
Directory structure	
Windows Command Files	
TE-TCL-Extentsions	7
Design Environment: Usage	10
Reference-Design: Getting Started	10
Basic Design Settings	11
Project Configuration	11
Initialise TE-scripts on Vivado/LabTools	12
Use predefined TE-Script functions	12
Hardware Design	13
Block Design Conventions	13
XDC Conventions	14
Backup Block Design as TCL-File	14
Software Design	14
HSI: Generate predefined software from libraries	14
SDK: Create user software project	14
Checklist / Troubleshoot	16
References	17



Table of contents

- Table of contents
- Zip Project Delivery
 - Zip Name Description
 - Last supported Release
 - Directory structure
 - Windows Command Files
 - TE-TCL-Extentsions
- Design Environment: Usage
 - Reference-Design: Getting Started
 - Basic Design Settings
 - Project Configuration
 - Initialise TE-scripts on Vivado/LabTools
 - Use predefined TE-Script functions
 - Hardware Design
 - Block Design Conventions
 - XDC Conventions
 - Backup Block Design as TCL-File
 - Software Design
 - HSI: Generate predefined software from libraries
 - SDK: Create user software project
- Checklist / Troubleshoot
- References



Zip Project Delivery

Zip Name Description

Description	PCB Name		Project Name+(opt. Variant)		supported VIVADO Version		Build Version and Date	
Example:	TE0726	-	test_board_noprebuilt	-	vivado_2015.4	-	build_26_20160415133543	zip

Last supported Release

Type or File	Version
Vivado Design Suite	2015.4
Trenz Project Scripts	2015.4.32
Trenz <board_series>_board_files.csv</board_series>	1.2
Trenz apps_list.csv	1.7
Trenz zip_ignore_list.csv	1.0

Directory structure

File or Directory	Туре	Description
<design_name></design_name>	base directory	Base directory with predefined batch files (*.cmd) to generate or open VIVADO-Project
<design_name> /block_design/</design_name>	source	Script to generate Block Design in Vivado (*_bd.tcl). (optional) Some board part designs used subfolder <board_file_shortname> with Board Part specific Block Design (*_bd.tcl).</board_file_shortname>
<design_name> /board_files/</design_name>	source	Local board part files repository and a list of available board part files (<board_series>_board_files.csv)</board_series>
<design_name> /constraints/</design_name>	source	Project constrains (*.xdc). Some board part designs used subfolder <board_file_shortname> with additional constrains (*.xdc)</board_file_shortname>
<design_name> /doc/</design_name>	source	Documentation
<design_name> /ip_lib/</design_name>	source	Local Vivado IP repository
<design_name> /misc/</design_name>	source	(Optional) Directory with additional sources
<design_name> /prebuilt /boot_images/</design_name>	prebuilt	Directory with prebuilt boot images (*.bin) and configuration files (*.bif) for zynq and configured hardware files (*.bit and *.mcs) for micoblaze included in sub-folders: default or <box> /<app_name></app_name></box>



Revision: \$metadata.from("DocRevision")

File or Directory	Туре	Description
<design_name> /prebuilt /hardware/</design_name>	prebuilt	Directory with prebuilt hardware sources (*.bit, *hdf, *.mcs) and reports included in subfolders: default or <box> <box> </box></box>
<design_name> /prebuilt /software/</design_name>	prebuilt	(Optional) Directory with prebuilt software sources (*.elf) included in subfolders: default or <board_file_shortname>/<app_name></app_name></board_file_shortname>
<design_name> /prebuilt/os/</design_name>	prebuilt	(Optional) Directory with predefined OS images included in subfolders <os_name> /<board_file_shortname> or <os_name>/default</os_name></board_file_shortname></os_name>
<design_name> /scripts/</design_name>	source	TCL scripts to build a project
<design_name></design_name>	source	(Optional) Additional design settings: zip_ignore_list.csv, vivado project settings, SDSOC settings
<design_name></design_name>	source	(Optional) Directory with additional software
<design_name></design_name>	source	(Optional) Directory with additional os sources in in subfolders <os_name></os_name>
<design_name></design_name>	source	(Optional) Directory with local SDK/HSI software IP repository and a list of available software (apps_list. csv)
<design_name> /v_log/</design_name>	generated	(Temporary) Directory with vivado log files (used only when Vivado is started with predefined command files (*.cmd) from base folder otherwise this logs will be writen into the vivado working directory)
<design_name> /vivado/</design_name>	work, generated	(Temporary) Working directory where Vivado project is created. Vivado project file is <design_name>.xpr</design_name>
<design_name> /vivado_lab/</design_name>	work, generated	(Optional/Temporary) Working directory where Vivado LabTools is created. LabTools project file is <design_name>.lpr</design_name>
<design_name> /workspace/hsi</design_name>	work, generated	(Optional/Temporary) Directory where hsi project is created
<design_name> /workspace/sdk</design_name>	work, generated	(Optional) Directory where sdk project is created
<design_name> /sdsoc</design_name>	work, generated	(Optional) Directory where SDSOC project is created
<design_name> /backup/</design_name>	generated	(Optional) Directory for project backups

Windows Command Files

File Name	Description
Design + Settings	



File Name	Description
design_basic_settings.cmd	Settings for the other *.cmd files. Following Settings are available: General Settings: (optional) DO_NOT_CLOSE_SHELL: Shell do not closed after processing (optional) ZIP_PATH: Set Path to installed Zip-Program. Currently 7-Zip are supported. IUsed for predefined TCL-function to Backup project. (optional) ENABLE_SDSOC: Enable SDSOC Setting. Currently only for some reference project as beta version! Xilinx Setting: XILDIR: Set Xilinx installation path (Default: c:\Xilinx). VIVADO_VERSION: Current Vivado/LabTool/SDK Version (Example:2015.4). Don't change Vivado Version. Xilinx Software will be searched in: VIVADO_VERSION*\ SDK (optional for project creation and programming): %XILDIR%\Vivado\%VIVADO_VERSION\%\ SDK (optional for project sand programming): %XILDIR%\SDK\%VIVADO_VERSION\%\ LabTools (optional for programming only): %XILDIR%\Vivado_Lab\%VIVADO_VERSION\%\ SDSOC (optional): %XILDIR%\SDSOC\%VIVADO_VERSION\%\ SDSOC (optional): %XILDIR%\SDSOC\%VIVADO_VERSION\%\ Board Setting: PARTNUMBER: Set Board part number of the project which should be created Available Numbers: (you can use ID,PRODID,BOARDNAME or SHORTNAME from TExxxxx_board_file.csv list) Used for project creation and programming To create empty project without board part, used PARTNUMBER=-1 (use GUI to create your project. No block design tcl-file should be in /block_design) Example TEO726 Module: USE ID JUSE PRODID JUSE Boardname JUSE Shortname PARTNUMBER=1 PARTNUMBER=teO726-01 PARTNUMBER=trenz_biz:te0726-01:partnumbers/rsubfolder. The *bin,*.mcs or *.bit from this folder will be used. If you will configure the raw *.bit or *.mcs *.bin from the <design_names *.bin="" *.bit,="" *.msc="" <design_names="" <partnames="" @set="" attention:="" be="" boot_image="" example:="" file="" file<="" folder,="" from="" hardware="" hello_world="" it="" one="" only="" or="" prebuilt="" propulit="" should="" spartnames="" swapp="NA" td="" the="" use="" used=""></design_names>
design_clear_design_folders.cmd	(optional) Attention: Delete " <design_name>/v_log/", "<design_name>/vivado/", "<design_name>/vivado_lab/", "<design_name>/sdsoc/", and "<design_name>/workspace/" directory with related documents!</design_name></design_name></design_name></design_name></design_name>
design_run_project_batchmode.cmd	(optional) Create Project with setting from "design_basic_settings.cmd" and source folders. Build all Vivado hardware and software files if the sources are available. Delete " <design_name>/vivado/", and "<design_name>/workspace/hsi/" directory with related documents before Projekt will created.</design_name></design_name>
Hardware Design	
vivado_create_project_guimode.cmd	Create Project with setting from "design_basic_settings.cmd" and source folders. Vivado GUI will be opened during the process. Delete " <design_name>/vivado/", and "<design_name>/workspace/" directory with related documents before Projekt will created.</design_name></design_name>



File Name	Description
vivado_create_project_batchmode.cmd	(optional) Create Project with setting from "design_basic_settings.cmd" and source folders.
	Delete " <design_name>/vivado/", and "<design_name>/workspace/" directory with related documents before Projekt will created.</design_name></design_name>
vivado_open_existing_project_guimode. cmd	Opens an existing Project " <design_name>/vivado/<design_name>.xpr" and restore Script-Variables.</design_name></design_name>
Software Design	
sdk_create_prebuilt_project_guimode. cmd	(optional) Create SDK project with hardware definition file from prebuild folder. It used the *.hdf from: <design_name>/prebuilt/hardware/<board_file_shortname>/. Set <board_file_shortname> and <app_name> in "design_basic_settings.cmd".</app_name></board_file_shortname></board_file_shortname></design_name>
Programming	
program_flash_binfile.cmd	(optional) For Zynq Systems only. Programming Flash Memory via JTAG with specified Boot.bin. Used SDK Programmer (Same as SDK "Program Flash") or LabTools Programmer (Vivado or LabTools only), depends on installion settings. Default, it used the boot.bin from: <design_name>/prebuilt/boot_images/<box> /prebuilt/boot_images/<box> /settings are done in "design_basic_settings.cmd".</box></box></design_name>
orogram_flash_mcsfile.cmd	(optional) For Non-Zynq Systems only. Programming Flash Memory via JTAG with specified <design_name>.mcs. Used LabTools Programmer (Vivado or LabTools only), depends on installion settings. Default, it used the <design_name>.mcs from: <design_name>/prebuilt /hardware/<box> // Settings are done in "design_basic_settings.cmd".</box></design_name></design_name></design_name>
program_fpga_bitfile.cmd	(optional) Programming FPGA via JTAG with specified <design_name>.bit. Used LabTools Programmer (Vivado or LabTools only), depends on installion settings. Default, it used the <design_name>.bit from: <design_name>/prebuilt/hardware/<board_file_shortname>. Settings are done in "design_basic_settings.cmd".</board_file_shortname></design_name></design_name></design_name>
labtools_open_project_guimode.cmd	(optional) Create or open an existing Vivado Lab Tools Project. (Additional TCL functions from Programming and Utilities Group are usable). Settings are done in "design_basic_settings.cmd".

TE-TCL-Extentsions

Name	Options	Description (Default Configuration)
TE::help		Display currently available functions. Important: Use only displayed functions and no functions from sub-namespaces
Hardware Design		
TE:: hw_blockdesign_export_tcl	[-no_mig_contents] [-no_validate] [-mod_tcl] [-svntxt <arg>] [-board_part_only] [-help]</arg>	Export Block Design to project folder <design_name> /block_design/ . Old *bd.tcl will be overwritten!</design_name>
TE::hw_build_design	[-export_prebuilt] [-export_prebuilt_only] [-help]	Run Synthese, Implement, and generate Bit-file, optional MCS-file and some report files
Software Design		



Name	Options	Description (Default Configuration)
TE::sw_run_hsi	[-run_only] [-prebuilt_hdf <arg>] [-no_hsi] [-no_bif] [-no_bin] [-no_bitmcs] [-clear] [- help]</arg>	Copies current Hardware files and reports from the vivado project to the prebuilt folder, if -prebuild_hdf <arg> isn't set. Copy the Hardware Defintition file to the working directory: <design_name>/workspace/hsi Run HSI in <design_name>/workspace/hsi for all Programes listed in <design_name>/sw_lib/apps_list.csv If HSI is finished, BIF-GEN and BIN-Gen are running for these Apps in the prepuilt folders <design_name>/prebuilt/ You can deactivate different steps with following args: -no_hsi: *.elf filesgeneration is disabled -no_bif: *.bif files generation is disabled -no_bin: *.bin files generation is disabled -no_bitmcs: *.bit and *.mcs file (with software design) is disabled</design_name></design_name></design_name></design_name></arg>
TE::sw_run_sdk	[-open_only] [-update_hdf_only] [- prebuilt_hdf <arg>] [-clear] [-help]</arg>	Copies current Hardware files and reports from the vivado project to the prebuilt folder, if -prebuild_hdf <arg> isn't set. Copy the Hardware Definition file to the working directory: <design_name>/workspace/sdk Start SDK GUI in this workspace</design_name></arg>
Programming		
TE:: pr_init_hardware_manager	[-help]	Open Hardwaremanager, autoconnect target device and initialise flash memory with configuration from *_board_files. csv.
TE::pr_program_jtag_bitfile	[-used_board <arg>] [-swapp <arg>] [-available_apps] [-used_basefolder_bitfile] [-help]</arg></arg>	Copies current Hardware files and reports from the vivado project to the prebuilt folder, if -used_board <arg> isn't set (Vivado only). Programming Bitfile from <design_name>/prebuilt/hardware /<board_file_shortname> to the fpga device. If "-used_basefolder_bitfile" is set, the Bitfile (*.bit) from the base folder (<design_name>) is used instead of the prebuilts. Attention: Take only one Bitfile in the basefolder! (MicroBlaze only) If "-swapp" is set, the Bitfile with *.elf configuration is used from <design_name>/prebuilt /boot_images/<board_file_shortname>/<app_name></app_name></board_file_shortname></design_name></design_name></board_file_shortname></design_name></arg>
TE::pr_program_flash_binfile	[-no_reboot] [-used_board <arg>] [-swapp <arg>] [-available_apps] [-force_hw_manager] [-used_basefolder_binfile] [-help]</arg></arg>	Attention: For Zynq Systems only! Program the Bootbin from <design_name>/prebuilt /boot_images/<board_file_shortname>/<app_name> to the fpga device. Appname is selected with: -swapp <app_name> After programming device reboot from memory will be done. Default SDK Programmer is used, if not available LabTools Programmer is used. If "-used_basefolder_binfile" is set, the Binfile (*.bin) from the base folder (<design_name>) is used instead of the prebuilts. Attention: Take only one Binfile in the basefolder!</design_name></app_name></app_name></board_file_shortname></design_name>



Name	Options	Description (Default Configuration)
TE:: pr_program_flash_mcsfile	[-no_reboot] [-used_board <arg>] [-swapp <arg>] [-available_apps] [-used_basefolder_mcsfile] [-help]</arg></arg>	Copies current Hardware files and reports from the vivado project to the prebuilt folder, if -used_board <arg> isn't set (Vivado only). Initialise flash memory with configuration from *_board_files.csv Programming MCSfile from <design_name>/prebuilt/hardware /<board_file_shortname> to the Flash Device. After programming device reboot from memory will be done. If "-used_basefolder_binfile" is set, the MCSfile (*.mcs) from the base folder (<design_name>) is used instead of the prebuilts. Attention: Take only one MCSfile in the basefolder! (MicroBlaze only) If "-swapp" is set, the MCSfile with *.elf configuration is used from <design_name>/prebuilt /boot_images/<board_file_shortname>/<app_name></app_name></board_file_shortname></design_name></design_name></board_file_shortname></design_name></arg>
Utilities		
TE::util_zip_project	[-save_all] [-remove_prebuilt] [- manual_filename <arg>] [-help]</arg>	Make a Backup from your Project in <design_name>/backup/ Zip-Program Variable must be set in start_settings.cmd. Currently only 7-Zip is supported.</design_name>
Beta Test (Advanced usage of	only!)	
TE::ADV:: beta_util_sdsoc_project	[-check_only] [-start_sdsoc_only] [-help]	Create SDSOC-Workspace. Currently only on some Reference- Designs available. Run [-check_only] option to check SDSOC ready state.
TE::ADV:: beta_hw_remove_board_part	[-permanent] [-help]	Reconfigure Vivado project as project without board part. Generate XDC-File from board part IO definitions and change ip board part properties. No all IPs are supported.
TE::ADV:: beta_hw_export_rtl_ip	\[-help\]	Save IPs used on rtl designs as *.xci in <design_name>hdl/xci. If sub folder <board_file_shortname> is defined this will be saved there.</board_file_shortname></design_name>



Design Environment: Usage

Reference-Design: Getting Started

• Install Xilinx Vivado Design Suite or Xilinx Vivado Webpack (free license for some FPGA only:

Project Delivery

see http://www.xilinx.com/products/design-tools/vivado/vivado-webpack.html)

(optional) Install Xilinx Vivado LabTools (Lab Edition)

- Configure the reference-design:
 - 1. Open "design_basic_settings.cmd" with a text-editor:
 - a. Set correct Xilinx Environment:

@set XILDIR=C:/Xilinx

@set VIVADO VERSION=2015.4

Program settings will be search in:

%XILDIR%/VIVADO/%VIVADO VERSION%/

%XILDIR%/Vivado Lab/%VIVADO VERSION%/

%XILDIR%/SDK/%VIVADO_VERSION%/

Example directory: c:/Xilinx/Vivado/2015.4/

Attention: Scripts are supported only with predefined Vivado Version!

b. Set the correct module part-number:

@set PARTNUMBER=x

You found the available Module Numbers in <design_name>/board_files/<board_series>_board_files.csv

c. Set Application name (for programming with batch-files only):

@set SWAPP=NA

NA (No Software Project) used *.bit or *.mcs from <design_name>/prebuilt/hardware

/<box/>board file shortname>

<app_name> (Software Project) used *.bit or *.mcs or *.bin from <design_name>/prebuilt
/boot_images/<board_file_shortname>/<app_name>

- Create all prebuilt files in one step:
 - 2. Run "design_run_project_batchmode.cmd"
- (optional to Step 2) Create all prebuilt files in single steps:
 - 3. Run "vivado_create_project_guimode.cmd":

A Vivado Project will be create and open in ./vivado

4. Type "TE::hw_build_design" on Vivado TCL-Console:

Run Synthese, Implement and create Bitfile and optional MCSfile

5. Type "TE::sw_run_hsi" on Vivado TCL-Console:

Create all Software Applications from <design_name> /sw_lib/apps_list.csv

6. (optional to Step 5) Type "TE::sw_run_sdk" on Vivado TCL-Console:

Create a SDK Project in <design_name>/workspace/sdk

Include Hardware-Definition-File, Bit-file and local Software-libraries from <design_name>/sw_lib /sw_apps



- Programming FPGA or Flash Memory with prebuilt Files:
 - 7. Connect your Hardware-Modul with PC via JTAG.

With Batch-file:

8. (optional) Zynq-Devices Flash Programming (*.bin):

Run "program_flash_binfile.cmd"

9. (optional) FPGA-Device Flash Programming (*.mcs):

Run "program_flash_mcsfile.cmd"

10. (optional) FPGA-Device Programming (*.bit):

Run "program_fpga_bitfile.cmd"

With Vivado/Labtools TCL-Console:

11. Run "vivado_open_existing_project_guimode.cmd" or "labtools_open_project_guimode.cmd" to open Vivado or LabTools

12. (optional) Zynq-Devices Flash Programming (*.bin):

Type "TE::pr_program_flash_binfile -swap <app_name> " on Vivado TCL-Console

Used *.bin from <design_name>/prebuilt/boot_images/<board_file_shortname>/<app_name>

13. (optional) FPGA-Device Flash Programming (*.mcs):

Type "TE:: pr_program_flash_mcsfile -swap <app_name> " on Vivado TCL-Console

Used *.mcs from <design_name>/prebuilt/boot_images/<board_file_shortname>/<app_name>

14. (optional) FPGA-Device Programming (*.bit):

Type "TE:: pr_program_jtag_bitfile -swap <app_name> " on Vivado TCL-Console

Used *.bit from <design_name>/prebuilt/boot_images/<board_file_shortname>/<app_name>

Basic Design Settings

Project Configuration

- 1. Unzip project files
- 2. Rename basefolder (basefolder name is used as project name)
- 3. Edit design_basic_settings.cmd
 - a. Select the correct Xilinx Program path (See: Windows Command Files design_basic_settings .cmd)
 - b. Select the correct board part number for your PCB (See: Windows Command Files design_basic_settings .cmd)
 - c. Other settings are optional (See: Windows Command Files design_basic_settings .cmd)
- 4. Excecute vivado_create_project_guimode.cmd or vivado_create_project_batchmode.cmd to generate a vivado project with the predefined Block Design from the Block Design folder
- 5. Open Vivado with vivado_open_existing_project_guimode.cmd (if you use vivado_create_project_guimode .cmd on step 4, you didn't need this)
- 6. Open the Block Design and create your own design inside this Block Design.
- 7. Backup your Block Design as tcl-script: Type " TE::hw_blockdesign_export_tcl " on Vivado Tcl Console. The old one will be overwritten.
- 8. Build your Design...



Initialise TE-scripts on Vivado/LabTools

- Variant 1 (recommended):
 - Start the project with the predefined command file (
 vivado_open_existing_project_guimode.cmd) respectively LabTools with (
 labtools_open_project_guimode.cmd)

Project Delivery

- Variant 2:
 - Create your own Initialisation Button on the Vivado GUI:
 - Tools Customize Commands Customize Commands...
 - Push
 - Type Name ex.: Init Scripts
 - Press Enter
 - · Select Run command and insert:
 - for Vivado: cd [get_property DIRECTORY [current_project]]; source -notrace "... /scripts/reinitialise_all.tcl"
 - for LabTool: cd [pwd]; source -notrace "../scripts/reinitialise_all.tcl"
 - Press Enter
 - A new Button is shown on the Vivado Gui: All Scripts are reinitialised, if you press this Button.
- Variant 3:
 - Reinitialise Script on Vivado TCL-Console:
 - Type: source ../scripts/reinitialise_all.tcl

Use predefined TE-Script functions

- Variant 1 (recommended):
 - Typ function on Vivado TCL Console, ex.: TE::help
 - TE::help
 - Show all predefined TE-Script functions.
 - TE:<functionname> -help
 - Show short description of this function.
 - Attention: If -help argument is set, all other args will be ignored.



- Variant 2:
 - Create your own function Button on the Vivado GUI:
 - Tools Customize Commands Customize Commands...
 - Push +
 - Type Name ex.: Run SDK
 - Press Enter
 - Select Run command and insert function:
 - Variante 1 (no Vivado request window for args):
 - insert function and used args, ex.: TE::sw_program_zynq -swapp hello world
 - Variant 2 (Vivado request window for args):
 - insert function, ex.: TE::sw_program_zynq

Project Delivery

- Press Define Args...
- For every arg:
 - Push 🕕
 - Typ Name, Comment, Default Value and set optional
 - Press Enter
 - Example for args:
 - Push 🕕
 - Index, Key Name, -swapp,
 - Push 🕕
 - Appname, Arg, hello_world,
- Press Enter
- · A new Button is shown on the Vivado Gui .

Hardware Design

Block Design Conventions

- Only one Block-Design per project is supported
- Recommended BD-Names (currently importend for some TE-Scripts):

Name	Description
zsys	Idendify project as Zynq Project with processor system (longer name with *zsys* are supported too)
zusys	Idendify project as UltraScaleZynq Project with processor system (longer name with *zusys* are supported too)
msys	Idendify project as Microblaze Project with processor system (longer name with *msys* are supported too)
fsys	Idendify project as FPGA-fabric Project without processor system (longer name with *fsys* are supported too)



XDC Conventions

All *.xdc from <design_name>/constrains/ are load into the vivado project on project creation.
 Attention: If subfolder <design_name>/constrains/ <board_file_shortname> is defined, it will be used the subfolder constrains only for this module!

Project Delivery

• Recommended XDC-Names (used for Vivado XDC-options):

Property	Name part	Description
Set Processing Order	*_e_*	set to early
	I	set to late
		set to normal
Set Used In	*_s_*	used in synthese only
	i	used in implement only
		used in both, synthese and implement

Backup Block Design as TCL-File

Backup your Block-Design with TCL-Command "TE::hw_blockdesign_export_tcl" in <design_name>
/block_design/

It will be saved as *_bd.tcl

Attention: If subfolder <design_name>/block_design/<board_file_shortname> is defined, it will be saved there!

Only one *.tcl file should be in the backup folder respectively the subfolder <box>

board_file_shortname>

Software Design

HSI: Generate predefined software from libraries

- To generate predefinde software from libraries, run " TE::sw_run_hsi " on Vivado TCL-Console
- All programs in in <design_name>/sw_lib/apps_list.csv are generated automaticly
- Supported are local application libaries from <design_name>/sw_lib/sw_apps or the most Xilinx SDK Applications found in %XILDIR%/SDK/%VIVADO_VERSION%/data/embeddedsw/lib/sw_app

SDK: Create user software project

 To start SDK project, run " TE::sw_run_sdk " on Vivado TCL-Console Include Hardware-Definition-File, Bit-file and local Software-libraries from <design_name>/sw_lib/sw_apps



- To use Hardware-Definition-File, Bit-file from prebuilt folder without building the vivado hardware project, run " sdk_create_prebuilt_project_guimode.cmd " or type " TE::sw_run_sdk -prebuilt_hdf <board_number> " on Vivado-TCL-Console
- To open an existing SDK-project without update HDF-Data, type " TE::sw_run_ sdk -open_only " on Vivado-TCL-Console



Checklist / Troubleshoot

- 1. Are you using exactly the same Vivado version? If not then the scripts will not work, no need to try.
- 2. Ary you using Vivado in Windows PC? Vivado works in Linux also, but the scripts are tested on Windows only.
- 3. Is you PC OS Installation English? Vivado may work on national versions also, but there have been known problems.
- 4. Are space character on the project path? Somtimes TCL-Scripts can't handle this correctly. Remove spaces from project path.
- 5. Did you have the newest reference design build version? Maybe it's only a bug from a older version.
- 6. Check <design_name>/v_log/vivado.log? If no logfile exist, wrong xilinx paths are set in design_basic_settings.cmd
- 7. If nothing helps, send a mail to trenz support (support(at)trenz-electronic.de) with subject line "[TE-Reference Designs] ", the complete zip-name from your reference design and the last log file (<design_name>/v_log/vivado.log)



References

- 1. Vivado Design Suite User Guide Getting Started (UG910)
- 2. Vivado Design Suite User Guide Using the Vivado IDE (UG893)
- 3. Zynq-7000 All Programmable SoC Software Developers Guide (UG821)
- 4. SDSoC Environment User Guide Getting Started (UG1028)
- 5. SDSoC Environment User Guide (UG1027)
- 6. SDSoC Environment User Guide Platforms and Libraries (UG1146)