

# TE0711 Test Board

## Table of contents

- 1 Table of contents
- 2 Overview
  - 2.1 Key Features
  - 2.2 Revision History
  - 2.3 Release Notes and Know Issues
  - 2.4 Requirements
    - 2.4.1 Software
    - 2.4.2 Hardware
  - 2.5 Content
    - 2.5.1 Design Sources
    - 2.5.2 Additional Sources
    - 2.5.3 Prebuilt
    - 2.5.4 Download
- 3 Design Flow
- 4 Launch
  - 4.1 Programming
    - 4.1.1 Get prebuilt boot binaries
    - 4.1.2 QSPI
    - 4.1.3 SD
    - 4.1.4 JTAG
  - 4.2 Usage
    - 4.2.1 Vivado HW Manager
- 5 System Design - Vivado
  - 5.1 Block Design
  - 5.2 Constrains
    - 5.2.1 Basic module constrains
    - 5.2.2 Design specific constrain
- 6 Software Design - Vitis
  - 6.1 Application
    - 6.1.1 hello\_te0711
- 7 Additional Software
- 8 Appx. A: Change History and Legal Notices
  - 8.1 Document Change History
  - 8.2 Legal Notices
  - 8.3 Data Privacy
  - 8.4 Document Warranty
  - 8.5 Limitation of Liability
  - 8.6 Copyright Notice
  - 8.7 Technology Licenses
  - 8.8 Environmental Protection
  - 8.9 REACH, RoHS and WEEE

## Overview

Simple MicroBlaze Design with Hello TE0711 and LED control via VIO. Refer to <http://trenz.org/te0711-info> for the current online version of this manual and other available documentation.

## Key Features

- Vitis/Vivado 2019.2
- MicroBlaze
- LED
- QSPI

- UART

## Revision History

Date	Vivado	Project Built	Authors	Description
2020-09-01	2019.2	TE0711-test_board-vivado_2019.2-build_14_20200901073500.zip TE0711-test_board_noprebuilt-vivado_2019.2-build_14_20200901073630.zip	John Hartfiel	<ul style="list-style-type: none"> <li>• 2019.2 update</li> </ul>
2017-12-07	2017.2	TE0711-test_board_noprebuilt-vivado_2017.2-build_05_20171207122944.zip TE0711-test_board-vivado_2017.2-build_05_20171207122644.zip	John Hartfiel	<ul style="list-style-type: none"> <li>• initial release</li> </ul>

### Design Revision History

## Release Notes and Know Issues

Issues	Description	Workaround	To be fixed version
No known issues	---	---	---

### Known Issues

## Requirements

### Software

Software	Version	Note
Vitis	2019.2	needed, Vivado is included into Vitis installation

### Software

### Hardware

Basic description of TE Board Part Files is available on [TE Board Part Files](#).

Complete List is available on <design name>/board\_files/\*\_board\_files.csv

Design supports following modules:

Module Model	Board Part Short Name	PCB Revision Support	DDR	QSPI Flash	EMMC	Others	Notes
TE0711-01-35-2C	35_2c	REV01	NA	32MB	NA	NA	NA
TE0711-01-100-2C	100_2c	REV01	NA	32MB	NA	NA	NA
TE0711-01-35-2I	35_2i	REV01	NA	32MB	NA	NA	NA
TE0711-01-100-2I	100_2i	REV01	NA	32MB	NA	NA	NA

### Hardware Modules

Design supports following carriers:

Carrier Model	Notes
---------------	-------

TE0701	<ul style="list-style-type: none"> <li>See restrictions on usage with 7 Series Carriers: <a href="#">4 x 5 SoM Carriers</a></li> </ul>
TE0703	<ul style="list-style-type: none"> <li>See restrictions on usage with 7 Series Carriers: <a href="#">4 x 5 SoM Carriers</a></li> <li>Used as reference carrier.</li> </ul>
TE0705	<ul style="list-style-type: none"> <li>See restrictions on usage with 7 Series Carriers: <a href="#">4 x 5 SoM Carriers</a></li> </ul>
TE0706	<ul style="list-style-type: none"> <li>See restrictions on usage with 7 Series Carriers: <a href="#">4 x 5 SoM Carriers</a></li> </ul>
TEBA0841	<ul style="list-style-type: none"> <li>See restrictions on usage with 7 Series Carriers: <a href="#">4 x 5 SoM Carriers</a></li> <li>No SD Slot available, pins goes to Pin Header</li> </ul>

#### Hardware Carrier

Additional HW Requirements:

Additional Hardware	Notes
USB Cable for JTAG/UART	Check Carrier Board and Programmer for correct typ
XMOD Programmer	Carrier Board dependent, only if carrier has no own FTDI

#### Additional Hardware

## Content

For general structure and of the reference design, see [Project Delivery - Xilinx devices](#)

## Design Sources

Type	Location	Notes
Vivado	<design name>/block_design <design name>/constraints <design name>/ip_lib	Vivado Project will be generated by TE Scripts
Vitis	<design name>/sw_lib	Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation

#### Design sources

## Additional Sources

Type	Location	Notes
--	--	--

#### Additional design sources

## Prebuilt

File	File-Extension	Description
BIT-File	*.bit	FPGA (PL Part) Configuration File
DebugProbes-File	*.ltx	Definition File for Vivado/Vivado Labtools Debugging Interface
Diverse Reports	---	Report files in different formats
Hardware-Platform-Specification-Files	*.xsa	Exported Vivado Hardware Specification for Vitis and PetaLinux
LabTools Project-File	*.lpr	Vivado Labtools Project File
MCS-File	*.mcs	Flash Configuration File with Boot-Image (MicroBlaze or FPGA part only)
MMI-File	*.mmi	File with BRAM-Location to generate MCS or BIT-File with *.elf content (MicroBlaze only)
Software-Application-File	*.elf	Software Application for Zynq or MicroBlaze Processor Systems

**Prebuilt files (only on ZIP with prebuilt content)**

## Download

Reference Design is only usable with the specified Vivado/SDK/PetaLinux/SDx version. Do never use different Versions of Xilinx Software for the same Project.

Reference Design is available on:

- [TE0711 "Test Board" Reference Design Download Area](#)

## Design Flow



Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first lunch.

Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.


See also:

- [Xilinx Development Tools#XilinxSoftware-BasicUserGuides](#)
- [Vivado Projects - TE Reference Design](#)
- [Project Delivery.](#)

The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "\_create\_win\_setup.cmd" on Windows OS and "\_create\_linux\_setup.sh" on Linux OS.

TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by Xilinx Vivado/SDK GUI. For currently Scripts limitations on Win and Linux OS see: [Project Delivery Currently limitations of functionality](#)

1. `_create_win_setup.cmd/_create_linux_setup.sh` and follow instructions on shell:



```
B:\Design\cores\2017.2\design\TE0711\test_board>setlocal
-----Set design paths-----
-- Run Design with: create_win_setup
-- Use Design Path: B:\Design\cores\2017.2\design\TE0711\test_board\
-----TE Reference Design-----
-- (c) Go to CMD-File Generation (Manual setup)
-- (d) Go to Documentation (Web Documentation)
-- (x) Exit Batch (nothing is done!)
-- (0) Create minimum setup of CMD-Files and exit Batch
-- (1) Create maximum setup of CMD-Files and exit Batch
Select (ex.: '0' for min setup):
```

2. Press 0 and enter to start "Module Selection Guide"
3. (optional Win OS) Generate Virtual Drive or use short directory for the reference design (for example `x:\<design name>`)
4. Create Project (follow instruction of the product selection guide), settings file will be configured automatically during this process
  - a. (optional for manual changes) Select correct device and Xilinx install path on "design\_basic\_settings.cmd" and create Vivado project with "vivado\_create\_project\_guiemode.cmd"  
Note: Select correct one, see also [TE Board Part Files](#)
5. Create XSA and export to prebuilt folder
  - a. Run on Vivado TCL: `TE::hw_build_design -export_prebuilt`  
Note: Script generate design and export files into `\prebuilt\hardware\<short dir>`. Use GUI is the same, except file export to prebuilt folder
6. Generate ApplicationFiles with Vitis
  - a. Run on Vivado TCL: `TE::sw_run_vitis -all`  
Note: Scripts generate applications and bootable files, which are defined in "sw\_lib\apps\_list.csv"
  - b. (alternative) Start SDK with Vivado GUI or start with TE Scripts on Vivado TCL: `TE::sw_run_vitis`  
Note: TCL scripts generate also platform project, this must be done manually in case GUI is used. See [Vitis](#)
7. Copy Application (`hello_te0711.elf`) into `\firmware\microblaze_0\`
8. Regenerate Design:
  - a. Run on Vivado TCL: `TE::hw_build_design -export_prebuilt`  
Note: App from Firmware folder will be add into BlockRAM. If you add other app, you must select \*.elf manually on Vivado
  - b. (alternative) Use SDK or Vivado to update generate Bitfile with new Application and regenerate mcs manually.

## Launch

## Programming



Check Module and Carrier TRMs for proper HW configuration before you try any design.

Xilinx documentation for programming and debugging: [Vivado/SDK/SDSoC-Xilinx Software Programming and Debugging](#)

## Get prebuilt boot binaries

1. `_create_win_setup.cmd/_create_linux_setup.sh` and follow instructions on shell
2. Press 0 and enter to start "Module Selection Guide"
  - a. Select assembly version
  - b. Validate selection
  - c. Select Create and open delivery binary folder  
Note: Folder (`<project folder>/_binaries_<Artikel Name>`) with subfolder (`boot_<app name>`) for different applications will be generated

## QSPI

Optional for Boot.bin on QSPI Flash and image.ub on SD.

1. Connect JTAG and power on carrier with module
2. Open Vivado Project with "vivado\_open\_existing\_project\_gui mode.cmd" or if not created, create with "vivado\_create\_project\_gui mode.cmd"
3. Type on Vivado TCL Console: TE::pr\_program\_flash -swapp hello\_te0711
4. Reboot (if not done automatically)

## SD

Not used on this Example.

## JTAG


- Open Vivado HW Manager with
- Program FPGA with Bitstream

## Usage

1. Prepare HW like described on section [TE0711 Test Board#Programming](#)
2. Connect UART USB (most cases same as JTAG)
3. Power On PCB  
Note: FPGA Loads Bitfile from Flash

## Vivado HW Manager

1. Open Vivado HW-Manager and add VIO signal to dashboard (\*.ltx located on prebuilt folder)
  - a. Select LEDs and set to Toggle Button  
Note: LED[S[0]=D1, LED[S[1]=D2, LED[S[2]=D3 on PCB. LED[S[2] is inverted on PCB.




The screenshot shows the Vivado Hardware Manager interface. On the left, the 'Hardware' pane displays a tree view of the system components, including 'localhost (1)', 'xc7a35t\_0 (3)', 'XADC (System Monitor)', 'hw\_vio\_1 (msys\_iVio\_0)', and 's25fl256sxxxxx0-spi-x1\_x...'. The main area shows the 'hw\_vios' dashboard with a table of VIO signals. The table has columns for Name, Value, Action, Direction, and VIO. The 'msys\_iLEDS[2:0]' signal is expanded to show three rows: 'msys\_iLEDS[0]' with value 1, 'msys\_iLEDS[1]' with value 0, and 'msys\_iLEDS[2]' with value 1. Other signals include 'msys\_i/clk\_wiz\_0\_locked' (value [B] 1), 'msys\_i/proc\_sys\_reset\_0\_mb\_reset' (value [B] 0), and 'msys\_i/reset\_1' (value [B] 0).

Name	Value	Acti...	Directi...	VIO
msys_i/clk_wiz_0_locked	[B] 1		Input	hw_vio_1
msys_iLEDS[2:0]	[H] 5		Output	hw_vio_1
msys_iLEDS[0]	1		Output	hw_vio_1
msys_iLEDS[1]	0		Output	hw_vio_1
msys_iLEDS[2]	1		Output	hw_vio_1
msys_i/proc_sys_reset_0_mb_reset	[B] 0		Input	hw_vio_1
msys_i/reset_1	[B] 0		Input	hw_vio_1

Vivado Hardware Manager

## System Design - Vivado

## Block Design



## Block Design

## Constrains

### Basic module constrains

#### i\_bitgen\_common.xdc

```

set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 66 [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCC0 [current_design]
set_property CONFIG_MODE SPIx4 [current_design]
set_property BITSTREAM.CONFIG.SPI_32BIT_ADDR YES [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property BITSTREAM.CONFIG.M1PIN PULLNONE [current_design]
set_property BITSTREAM.CONFIG.M2PIN PULLNONE [current_design]

```

```
set_property BITSTREAM.CONFIG.M0PIN PULLNONE [current_design]

set_property BITSTREAM.CONFIG.USR_ACCESS TIMESTAMP [current_design]
```

#### **\_i\_bitgen.xdc**

```
set_property BITSTREAM.CONFIG.UNUSEDPIN PULLDOWN [current_design]
```

## Design specific constrain

#### **\_i\_io.xdc**

```
set_property PACKAGE_PIN A8 [get_ports {LEDS[0]}]
set_property PACKAGE_PIN L15 [get_ports {LEDS[1]}]
set_property PACKAGE_PIN R17 [get_ports {LEDS[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {LEDS[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LEDS[2]}]
set_property PULLDOWN true [get_ports reset]
```

## Software Design - Vitis

For SDK project creation, follow instructions from:

[Vitis](#)

## Application

Template location: `./sw_lib/sw_apps/`

### hello\_te0711

Hello TE0711 is a Xilinx Hello World example as endless loop instead of one console output.

## Additional Software

No additional software is needed.

## Appx. A: Change History and Legal Notices

### Document Change History

To get content of older revision got to "Change History" of this page and select older document revision number.

Date	Document Revision	Authors	Description
------	-------------------	---------	-------------



2020-09-02	v.9	<a href="#">John Hartfiel</a>	<ul style="list-style-type: none"> <li>• 2019.2 release</li> <li>• Docu update</li> </ul>
2018-11-30	v.8	John Hartfiel	<ul style="list-style-type: none"> <li>• correction download link</li> </ul>
2017-12-07	v.7	John Hartfiel	<ul style="list-style-type: none"> <li>• 2017.2 release</li> </ul>
	All	<a href="#">John Hartfiel</a>	

## Legal Notices

## Data Privacy

Please also note our data protection declaration at <https://www.trenz-electronic.de/en/Data-protection-Privacy>

## Document Warranty

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

## Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

## Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

## Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

## Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

## REACH, RoHS and WEEE

### REACH

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of [REACH](#). The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present knowledge and to best of our knowledge, no [SVHC \(Substances of Very High Concern\) on the Candidate List](#) are contained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the [European Chemicals Agency \(ECHA\)](#).

#### **RoHS**

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

#### **WEEE**

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.

Trenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.

2019-06-07