The Logic Architecture Layer (FPGA image aka contained in a FPGA bitstream) actually changes (the SPI Flash content (FPGA bitstream) programs/configures the FPGA) only when .
the user resets the TE USB FX2 module (Powered reset);
the user power off and power on the TE USB FX2 module (Power-on reset).