...
The TEB0835 is equipped with two Micro USB2.0 Connectors J29, J30. The Micro USB2.0 port, J29 is provided for JTAG/UART and it is connected to FTDI, U12.
| Scroll Title |
|---|
| anchor | Table_SIP_MUSB2 |
|---|
| title | Micro USB2 to JTAG/UART connections |
|---|
|
| Scroll Table Layout |
|---|
| orientation | portrait |
|---|
| sortDirection | ASC |
|---|
| repeatTableHeaders | default |
|---|
| style | |
|---|
| widths | |
|---|
| sortByColumn | 1 |
|---|
| sortEnabled | false |
|---|
| cellHighlighting | true |
|---|
|
| Designator | Signal Name | Connected to | Note |
|---|
| J29 | D_N/D_P | FTDI,U12 | Data | | USB_VBUS | Diode, D4 | VBUS |
|
...
| Scroll Title |
|---|
| anchor | Table_SIP_PCIe |
|---|
| title | PCIe-x8-Kurz Connectors |
|---|
|
| Scroll Table Layout |
|---|
| orientation | portrait |
|---|
| sortDirection | ASC |
|---|
| repeatTableHeaders | default |
|---|
| style | |
|---|
| widths | |
|---|
| sortByColumn | 1 |
|---|
| sortEnabled | false |
|---|
| cellHighlighting | true |
|---|
|
| Signal Name | Connected to | Note |
|---|
| B505_RX0...3 | B2B, J17 | 8x Single Ended/ 4x LVDS Pairs | | B505_TX0...3 | B2B, J17 | 8x Single Ended/ 4x LVDS Pairs | | EXT_CLKIN_PSMGT | B2B, J17 |
| | PCIE_RSTB_R | B2B, J17 | Pulled up to 1.8V |
|
PCIe 6 Pins
| Scroll Title |
|---|
| anchor | Table_SIP_PCIe1x6 |
|---|
| title | PCIe-x8-Kurz Connectors |
|---|
|
| Scroll Table Layout |
|---|
| orientation | portrait |
|---|
| sortDirection | ASC |
|---|
| repeatTableHeaders | default |
|---|
| style | |
|---|
| widths | |
|---|
| sortByColumn | 1 |
|---|
| sortEnabled | false |
|---|
| cellHighlighting | true |
|---|
|
| Pin | Signal Name | Connected to | Note |
|---|
| 1 | 12V_input_A | Regulator, U2
|
| | 2 | | 3 | | 4 | GND | N.C |
| | 5 | | 6 |
|
Jumper
| Scroll Title |
|---|
| anchor | Table_SIP_PCIe1x6 |
|---|
| title | PCIe-x8-Kurz Connectors |
|---|
|
| Scroll Table Layout |
|---|
| orientation | portrait |
|---|
| sortDirection | ASC |
|---|
| repeatTableHeaders | default |
|---|
| style | |
|---|
| widths | |
|---|
| sortByColumn | 1 |
|---|
| sortEnabled | false |
|---|
| cellHighlighting | true |
|---|
|
| Pin | Signal Name | Connected to | Note |
|---|
| 1 | 12V_input_A | Regulator, U2
|
| | 2 | | 3 | | 4 | GND | N.C |
| | 5 | | 6 |
|
There is a 1x6 Pin Header J40, connected to JTAG signals as the following.
| Scroll Title |
|---|
| anchor | Table_SIP_PinHeader1x6 |
|---|
| title | PCIe-x8-Kurz Connectors |
|---|
|
| Scroll Table Layout |
|---|
| orientation | portrait |
|---|
| sortDirection | ASC |
|---|
| repeatTableHeaders | default |
|---|
| style | |
|---|
| widths | |
|---|
| sortByColumn | 1 |
|---|
| sortEnabled | false |
|---|
| cellHighlighting | true |
|---|
|
| Pin | Signal Name | Connected to | Note |
|---|
| 1 | JTAG_TMS | B2B, J17 FTDI, U12 |
| | 2 | JTAG_TDI | B2B, J17 FTDI, U12 |
| | 3 | JTAG_TDO | B2B, J17 FTDI, U12 |
| | 4 | JTAG_TCK | B2B, J17 FTDI, U12 |
| | 5 | GND | - |
| | 6 | 3.3V_MODULE | B2B, J17 |
|
|
There is a 1x3 Pin Header J41, it provides access to I2C signals which are connected to I2C Switch, U7.
| Scroll Title |
|---|
| anchor | Table_SIP_PinHeder1x3 |
|---|
| title | PCIe-x8-Kurz Connectors |
|---|
|
| Scroll Table Layout |
|---|
| orientation | portrait |
|---|
| sortDirection | ASC |
|---|
| repeatTableHeaders | default |
|---|
| style | |
|---|
| widths | |
|---|
| sortByColumn | 1 |
|---|
| sortEnabled | false |
|---|
| cellHighlighting | true |
|---|
|
| Pin | Signal Name | Connected to | Note |
|---|
| 1 | DSPLL0_SCL | I2C Switch, U7 |
| | 2 | GND | I2C Switch, U7 |
| | 3 | DSPLL0_SCL | I2C Switch, U7 |
|
|
Test Points
| Page properties |
|---|
|
you must fill the table below with group of Test Point which are indicated as TP in a schematic. If there is no Test Point remarked in the schematic, delet the Test Point section. Example: | Test Point | Signal | B2B | Notes |
|---|
| 10 | PWR_PL_OK | J2-120 |
|
|
...