...
Affected Product | Replacement |
---|---|
TE | TE |
...
Type: Schematic Change
Reason: EOL of Component.
Impact: None. Increased current output capability. Minor changes in electrical characteristics.
...
...
Type: Schematic Change
Reason: EOL of Component.
Impact: None. Increased current output capability. Minor changes in electrical characteristics.
...
...
Type: Schematic Change
Reason: BOM Optimization.
...
Reason: EOL of Component.
Impact: None.
Type: Schematic Change
Reason: Improve name handling.
Impact: None.
Type: Schematic Change
Reason: Follow AMD and Texas Instruments recommendation.
Impact: Voltage rails start in other order. Voltage supervisor (U4) enables 1V voltage rail (DCDC U23) via signal EN_Module. 1V DCDC (U23) enables 1.8V voltage rail (DCDC U25) via signal PG_1V0. 1.8V DCDC (U25) enables 2.5V (DCDC U24) and DDR_VDD (DCDC U26) voltage rails via signal PG_1V8. Voltage rail 3.3V (load switch Q1) is logical AND-enabled via power good signal PG_2V5_3V3 from voltage rail 2.5V DCDC (U24) and DDR_VDD DCDC (U26) via diode (D4) and CPLD (U6) signal EN_3V3 via diode (D5).
Type: Schematic Change
Reason: Improve decoupling.
Impact: None.
...
Type: Schematic Change
Reason: Improve power domain handling for signal FPGA_IO.
...
Reason: Improve thermal situation.
Impact: None.
...
Type: Schematic Change
Reason: Improve name handlingdecoupling.
Impact: None.
...
Impact: None. Firmware reflects it but custom firmware needs to be updated by customer.
Type: Documentation Update
Reason: Documentation improvement.
Impact: None.
...
Reason: Required for manufacturing.
Impact: None.
Type: Documentation Update
Reason: Documentation improvement.
Impact: None.
Scroll Pagebreak |
---|
...