...
To use source file in simulation only, the name must include "_simonly_", for synthese only "_synonly_".
RTL-IP-cores (*.xci). can be saved in the subfolder "<design_name>/hdl/xci" or "<design_name>/hdl/xci/<shortname>". They will be loaded automatically on project creation.
...