...
Scroll Title |
---|
anchor | Table_OBP_SPI |
---|
title | Quad SPI interface MIOs and pins |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
MIO Pin | Schematic | U7 Pin | Notes |
---|
MIO1 | SPI-CS | C2 | - | MIO3 | SPI-DQ1/M1 | D2 | - | MIO4 | SPI-DQ2/M2 | C4 | - | MIO2 | SPI-DQ3/M3 | D4 | - | MIO5 | SPI-DQO/M0 | D3 | - | MIO6 | SPI-SCK/M4 | B2 | - |
|
EEPROM
MAC-Address EEPROM
A 2Kbit 24AA025E48 serial EEPROM I2C memory (U24), connected to the BANK501 PSMIOs, contains a globally unique 48-bit node address, which is compatible with EUI-48TM specification. The device is organized as two blocks of 128 x 8-bit memory. One of the blocks, the upper half of the array (80h-FFh), stores the 48-bit node address and is permanently write-protected, while the other block is available for application use.
...
Scroll Title |
---|
anchor | Table_OBP_LED |
---|
title | On-board LEDs |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Designator | Color | Connected to | Active Level | Note |
---|
D3 | Green | DONE (FPGA BANK 0) | Low | When LED is OFF, the FPGA is programmed. | D4 | RGB | MIO11 (LED1_R) MIO12 (LED1_G) MIO13 (LED1_B) | High | - | D5 | RGB |
| High |
|
|
Switches
Scroll Title |
---|
anchor | Table_OBP_LED |
---|
title | On-board LEDs |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Designator | Connected to | Active Level | Function | Note |
---|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
...