Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Scroll Title
anchorTable_OBP_SPI
titleQuad SPI interface MIOs and pins

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

MIO PinSchematicU7 PinNotes
MIO1SPI-CSC2-
MIO3SPI-DQ1/M1D2-
MIO4SPI-DQ2/M2C4-
MIO2SPI-DQ3/M3D4-
MIO5SPI-DQO/M0D3-
MIO6SPI-SCK/M4B2-


EEPROM

MAC-Address EEPROM

A 2Kbit 24AA025E48 serial EEPROM I2C memory (U24), connected to the BANK501 PSMIOs, contains a globally unique 48-bit node address, which is compatible with EUI-48TM specification. The device is organized as two blocks of 128 x 8-bit memory. One of the blocks, the upper half of the array (80h-FFh), stores the 48-bit node address and is permanently write-protected, while the other block is available for application use.

...

Scroll Title
anchorTable_OBP_LED
titleOn-board LEDs

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DesignatorColorConnected toActive LevelNote
D3GreenDONE (FPGA BANK 0)

Low

When LED is OFF, the FPGA is programmed.
D4RGBMIO11 (LED1_R)
MIO12 (LED1_G)
MIO13 (LED1_B)
High-
D5RGB
High


Switches

Scroll Title
anchorTable_OBP_LED
titleOn-board LEDs

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DesignatorConnected toActive LevelFunctionNote
















...