Log in
Linked Applications
Loading…
Trenz Electronic Wiki
Spaces
Hit enter to search
Help
Online Help
Keyboard Shortcuts
Feed Builder
What’s new
Available Gadgets
About Confluence
Log in
Public Docs
Edit space details
Pages
Blog
Trenz Electronic Documentation
Browse pages
Configure
Space tools
View Page
Page History
Page Information
View in Hierarchy
View Source
Export to PDF
Export to PDF
Pages
…
Trenz Electronic Documentation
All SoMs and FPGA Modules
2.5 x 6.15 SoM Documentation
TEI0001 - MAX1000
TEI0001 TRM
Page History
Versions Compared
Old Version
4
changes.mady.by.user
Ali Naseri
Saved on
20 06, 2018
compared with
New Version
5
changes.mady.by.user
Ali Naseri
Saved on
20 06, 2018
Previous Change: Difference between versions 3 and 4
Next Change: Difference between versions 5 and 6
View Page History
Key
This line was added.
This line was removed.
Formatting was changed.
...
Scroll Title
anchor
Figure_2
title
Figure 2: TEI0003-02 FPGA module
Scroll Ignore
draw.io Diagram
border
true
viewerToolbar
true
fitWindow
false
diagramName
TEI0001 main components
simpleViewer
false
width
diagramWidth
641
revision
1
Scroll Only
Intel Cyclone 10LP 10CL025 FPGA SoC, U1
Winbond W9864G6JT 8 Mbyte SDRAM 166MHz, U2
Intel EPCQ16ASI8N 2 MByte serial configuration memory, U5
ST Microelectronics LIS3DH 3-axis accelerometer
, U4
FTDI USB2 to JTAG/UART adapter, U3
Configuration EEPROM for FTDI chip, U9
12.0000 MHz oscillator, U7
8x red user LEDs, D2 ... D9
Red LED (Conf. DONE), D10
Green LED (indicating supply voltage), D1
Push button (user), S2
Push button (reset), S1
Micro USB2 B socket (receptacle), J9
1x14 pin header (2.54mm pitch), J2
1x6 pin header (2.54mm pitch), J4
2x6 Pmod connector, J6
3-pin header (2.54mm pitch), J3
1x14 pin header (2.54mm pitch), J1
...
Overview
Content Tools
{"serverDuration": 69, "requestCorrelationId": "dd0d3fdb25dd8321"}