Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Trenz Electronic TE0711 is an industrial-grade FPGA module integrating a Xilinx Artix-7 FPGA, 32 MByte Quad SPI Flash memory for configuration and operation and powerful switching-mode power supplies for all on-board voltages. Numerous configurable I/O's are provided via rugged high-speed strips. All this on a tiny footprint, smaller than a credit card size at very competitive price. All Trenz Electronic SoM's in 4 x 5 cm form factor are mechanically compatible.

Block Diagram

Image RemovedImage Added

Figure 1: TE0711-01 block diagram.

...

  1. Xilinx Artix-7 FPGA
  2. EN6347QI voltage regulator 1.0V
  3. EN5311QI voltage regulator 1.8V
  4. 32 MByte Quad SPI Flash memory
  5. Dual USB to UART/FIFO Bridge (FT2232H)
  6. TPS27082L load switch for 3.3V voltage level
  7. B2B connector Samtec Razor Beam™ LSHM-150, JM1
  8. B2B connector Samtec Razor Beam™ LSHM-150, JM2
  9. B2B connector Samtec Razor Beam™ LSHM-130, JM3
  10.  System Controller CPLD
  11. SiT8008AI 100 MHz reference clock (connected to FPGA bank 14)
  12. SiT8008AI 12 MHz reference clock (connected to USB to UART/FIFO Bridge)
  13. EEPROM (configuration data for USB to UART/FIFO Bridge)
  14. TPS3805H33 voltage detector for generating "Power OK"-signal indicating successful power-on-sequencing

...

I/O signals connected to the FPGA's I/O banks and B2B connector:

BankTypeB2B ConnectorI/O Signal CountVoltageNotes

0

HR

-

-
3.3VConfiguration bank

14

HR

JM1

JM2

8 I/O pins

18 I/O pins,

(9 LVDS pairs

possible

)

3.3V

HR banks support voltages from 1.2V to 3.3V.

See Xilinx Artix-7 datasheet (DS181) for voltage ranges.

15

HR

JM1

48 I/O pins

24 LVDS pairs

possible

User

As above.

16

HR

JM1

6 I/O pins

3 LVDS pairs

possible

1.8V

As above.
34HR

JM1

JM3

48 I/O pins

24 LVDS pairs

possible

UserAs above.
35HRJM2

50 I/O pins

24 LVDS pairs

possible

UserAs above.

Table 2: Voltage ranges and pin-outs of available logic banks of the FPGA.

...

Hardware revision number is printed on the PCB board together with the module model number separated by the dash.


Document Change History

DateRevisionContributorsDescription
2017-01-27
Jan KumannNew block diagram.
2017-01-01

V10

Ali Naseri, Thorsten Trenz, Jan Kumann

TRM revision.

2015-06-05
0
V0.1

Antti Lukats

Initial version.

Disclaimer

Include Page
IN:Legal Notices
IN:Legal Notices
B2B connector Samtec Razor Beam™ LSHM-150, JM1