Page History
...
JTAG signals routed directly through the CPLD to FPGA12 pin pinheader. Access between CPLD and FPGA pinheader can be multiplexed via JTAGEN (logical one for CPLD, logical zero for FPGApinheader).
UART
UART is routed through the CPLD.
...
Overview
Content Tools