Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.
HTML
<!--
Template Revision 1.34
 -->

Scroll Only (inline)
Online version of this manual and other related documents can be found at https://wiki.trenz-electronic.de/display/PD/SC-CPLD-Firmware

Scroll pdf ignore

Table of contents

Table of Contents
outlinetrue

Overview

CPLD Device with designator U3: LCMX02-256HC

Feature Summary

  • JTAG routingPower Management
  • FPGA Reset, USB FTDI Reset Managment
  • Power ManagementJTAG routing

Firmware Revision and supported PCB Revision

...

Product Specification

Port Description

Name / opt. VHD NameDirectionPinDescription
3.3V / PG_SENSEin25Power Sense
DONE        in28FPGA Done Pin
EN1         in11Enable Pin From B2B
F_TCK       out17JTAG from/to FPGA
F_TDI       out23JTAG from/to FPGA
F_TDOin9JTAG from/to FPGA
F_TMS       out10JTAG from/to FPGA
FPGA_IO1 in21FPGA Pin
FPGA_IO2     20/ currently_not_used
FTDI_RESET_Nout5USB FTDI Reset
JTAGEN      in26Switch JTAG between CPLD and FPGA (logical one for CPLD, logical zero for FPGA)
MODE        in13/ currently_not_used
NOSEQ       inout14/ currently_not_used
PG_DDR_PWRin4Power Good from DDR
PGOOD       out12Power Good to B2B
PROG_B      out27FPGA PROG_B
RESIN       in16Reset Pin From B2B
SYSLED1out8LED (Green)
TCK    in30JTAG from/to B2B
TDIin32JTAG from/to B2B
TDO         out1JTAG from/to B2B
TMSin29JTAG from/to B2B

...

DateDocument RevisionCPLD Firmware RevisionSupported PCB RevisionAuthorsDescription

Page info
modified-date
modified-date
dateFormatyyyy-MM-dd

Page info
current-version
current-version
prefixv.

REV01REV01

Page info
modified-users
modified-users

document style update
2017-03-08v.7REV01REV01John HartfielRevision 01 finished
2017-03-06

v.1

REV01REV01

Page info
created-user
created-user

Initial release
 All  

Page info
modified-users
modified-users

 

Legal Notices

Include Page
IN:Legal Notices
IN:Legal Notices

...