Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Table below lists bank number, bank type, B2B connection, I/O signal/LVDS pair count and power source for each SoC FPGA PL I/O bank connected to the B2B connectors: 

...

Table 2: General overview of SoCFPGA's PL I/O signals connected to the B2B connectors.

...

Pin NameModeFunctionDefault Configuration
JTAGMODEInputJTAG selectLow for normal operation.
NRST_SC0InputReset 
SC1--Not used by default.
SC2--Not used by default.
SC3--Not used by default.
SC4--Not used by default.

Quad SPI Flash Memory

On-board

...

I2C Interface

There are two PL bank 65 IO pins (PLL_SCL and PLL_SDA) reserved as I2C bus connected to the Si5338 PLL quad clock generator. Default Si5338 PLL chip I2C bus slave address is 0x70.

Additionally, two PL bank 65 IO pins (B65_SCL and B65_SDA) connected to the B2B connector JM1 can be used for external I2C connectivity, otherwise these pins are ordinary IOs.

On-board Peripherals

System Controller CPLD

The System Controller CPLD (U18) is provided by Lattice Semiconductor LCMXO2-256HC (MachXO2 Product Family). The  SC-CPLD is the central system management unit where essential control signals are logically linked by the implemented logic in CPLD firmware, which generates output signals to control the system, the on-board peripherals and the interfaces. Interfaces like JTAG and I2C between the on-board peripherals and to the FPGA module are by-passed, forwarded and controlled by the System Controller CPLD.

Other tasks of the System Controller CPLD are the monitoring of the power-on sequence and to display the programming state of the FPGA module.

For detailed information, refer to the reference page of the SC CPLD firmware of this module.

Quad SPI Flash Memory

On-board QSPI flash memory (U6) on the TE0841-01 is provided by Micron Serial NOR Flash Memory N25Q256A with 256-Mbit (32-MByte) storage capacity. This non volatile memory is used to store initial FPGA configuration. Besides FPGA configuration, remaining free flash memory can be used for user application and data storage. All four SPI data lines are connected to the FPGA allowing x1, x2 or x4 data bus widths. Maximum data rate depends on the selected bus width and clock frequency usedQSPI flash memory (U6) on the TE0841-01 is provided by Micron Serial NOR Flash Memory N25Q256A with 256-Mbit (32-MByte) storage capacity. This non volatile memory is used to store initial FPGA configuration. Besides FPGA configuration, remaining free flash memory can be used for user application and data storage. All four SPI data lines are connected to the FPGA allowing x1, x2 or x4 data bus widths. Maximum data rate depends on the selected bus width and clock frequency used.

Quad SPI Flash (U6) is connected to the FPGA configuration bank 0.

Signal NameU6 PinFPGA Pin
SPI_CSC2RDWR_FCS_B_0, AH7
SPI_D0D3D00_MOSI_0, AA7
SPI_D1D2D01_DIN_0, Y7
SPI_D2C4D02_0, U7
SPI_D3D4D03_0, V7
SPI_CLKB2CCLK_0, V11

On-board LEDs

LEDColorConnected toDescription and Notes
D1GreenSystem Controller CPLD, bank 3Exact function is defined by SC CPLD firmware.

I2C Interface

There are two PL bank 65 IO pins (PLL_SCL and PLL_SDA) reserved as I2C bus connected to the Si5338 PLL quad clock generator. Default Si5338 PLL chip I2C bus slave address is 0x70.

Additionally, two PL bank 65 IO pins (B65_SCL and B65_SDA) connected to the B2B connector JM1 can be used for external I2C connectivity, otherwise these pins are ordinary IOs.

On-board Peripherals

System Controller CPLD

The System Controller CPLD (U18) is provided by Lattice Semiconductor LCMXO2-256HC (MachXO2 Product Family). The  SC-CPLD is the central system management unit where essential control signals are logically linked by the implemented logic in CPLD firmware, which generates output signals to control the system, the on-board peripherals and the interfaces. Interfaces like JTAG and I2C between the on-board peripherals and to the FPGA module are by-passed, forwarded and controlled by the System Controller CPLD.

Other tasks of the System Controller CPLD are the monitoring of the power-on sequence and to display the programming state of the FPGA module.

For detailed information, refer to the reference page of the SC CPLD firmware of this module.

Clocking

Clock SignalFrequencySourceFPGANotes
-

25.000000 MHz

SiT8208 (U3), CLK-Reference clock input for Si5338 PLL quad clock generator.
CLK200M200.0000 MHzDSC1123 (U11), OUTR25/R26, bank 45 
CLK0User programmableSi5338 (U2), CLK3T24/T25, bank 45 
CLK1User programmableSi5338 (U2), CLK0R23/P23, bank 45 
MGT_CLK0Supplied by the carrier boardJM3-31, JM3-33Y5/Y6, bank 225Bank 225 MGTs clock source from baseboard.
MGT_CLK1User programmableSi5338 (U2), CLK1V5/V6, bank 225Bank 225 MGTs clock source from on-board PLL quad clock generator.
MGT_CLK2Supplied by the carrier boardJM3-32, JM3-34AD6/AD5, bank 224Bank 224 MGTs clock source from baseboard.
MGT_CLK3User programmableSi5338 (U2), CLK2AB6/AB5, bank 224Bank 224 MGTs clock source from on-board PLL quad clock generator.

Oscillators

The SoC FPGA module has following reference clocking signals provided by external baseboard sources and on-board oscillators:

...