Page History
...
Date | Vivado | Project Built | Authors | Description |
---|---|---|---|---|
2018-03-19 | 2017.4 | TE0725LP-test_board-vivado_2017.4-build_07_20180319133336.zip TE0725LP-test_board_noprebuilt-vivado_2017.4-build_07_20180319134659.zip | John Hartfiel | initial release |
...
Module Model | Board Part Short Name | PCB Revision Support | DDR | QSPI Flash | Others | Notes | |||||
---|---|---|---|---|---|---|---|---|---|---|---|
TE0725TE0725LP-03-15-1C | 15_1c | REV01, REV02, REV03 | --- | 32 | 8MB HypeRAM | ||||||
TE0725-03-35-2C | 35_2c | REV01, REV02, REV03 | --- | 32 | 8MB HypeRAM | ||||||
01-100-2C | 100 | REV01 | TE0725-03-100-2C | 100_2c | REV01, REV02, REV03 | --- | 32 | 8MB HypeRAM | 3.3V Input Voltage | ||
TE0725LP-01TE0725-03-100-2CF2D | 100_2c | REV01, REV02, REV03 | --- | 32 | 8MB HypeRAM | POF assembled | 1.8V Input Voltage | ||||
TE0725LP-01TE0725-03-100-2I92L | 100_2i | REV01, REV02, REV03 | --- | 328MB HypeRAM | 1.8V Input Voltage, pin header connectors not soldered |
Design supports following carriers:
...
- _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell:
- Press 0 and enter for minimum setup
- (optional Win OS) Generate Virtual Drive or use short directory for the reference design (for example x:\<design name>)
- Create Project
- Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_guimode.cmd"
Note: Select correct one, see TE Board Part Files
- Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_guimode.cmd"
- Create HDF and export to prebuilt folder
- Run on Vivado TCL: TE::hw_build_design -export_prebuilt
Note: Script generate design and export files into \prebuilt\hardware\<short dir>. Use GUI is the same, except file export to prebuilt folder
- Run on Vivado TCL: TE::hw_build_design -export_prebuilt
- Generate Programming Files with HSI/SDK
- Run on Vivado TCL: TE::sw_run_hsi
Note: Scripts generate applications and bootable files, which are defined in "sw_lib\apps_list.csv" - (alternative) Start SDK with Vivado GUI or start with TE Scripts on Vivado TCL: TE::sw_run_sdk
Note: See SDK Projects
- Run on Vivado TCL: TE::sw_run_hsi
- Copy Application (hello_te0711te0725.elf) into \firmware\microblaze_0\
- Regenerate Design:
- Run on Vivado TCL: TE::hw_build_design -export_prebuilt
Note: App from Firmware folder will be add into BlockRAM. If you add other app, you must select *.elf manually on Vivado - (alternative) Use SDK or Vivado to update generate Bitfile with new Application and regenerate mcs manually.
- Run on Vivado TCL: TE::hw_build_design -export_prebuilt
...
- Prepare HW like described on section 49742547 Programming
- Connect UART USB (most cases same as JTAG)
- Power On PCB
Note: FPGA Loads Bitfile from Flash
...
Date | Document Revision | Authors | Description | ||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
|
|
| ||||||||||||||||||||||
2018-03-1219 | v.1 |
|
| ||||||||||||||||||||||
All |
|
...
Overview
Content Tools