Versions Compared


  • This line was added.
  • This line was removed.
  • Formatting was changed.


BankI/O's CountConnected toNotes
241x14 pin header, J1user GPIO's
8Pmod connector, J6user GPIO's
1clock oscillator, U712.0000 MHz reference clock input
1optional clock oscillator, U6oscillator not fitted, footprints available for Microchip MEMS oscillator
591x14 pin header, J22 I/O's (D11, D12) of bank 5 can be pulled-up to 3.3V (4K7 resistors) with 1 I/O (D12_R) of same Bank and 1 I/O (D11_R) of bank 6
6188 MByte SDRAM 166MHz, U216bit SDRAM memory interface
3228 MByte SDRAM 166MHz, U216bit SDRAM memory interface
6LIS3DH 3-axis accelerometer, U44 I/O's for SPI interface, 2 interrupt lines
1A81x14 pin headers J17 analog inputs or GPIO's, 1 pin analog reference voltage input
2pin headers J11 analog inputs or GPIO, 1 dedicated analog input
1B5pin header J44 I/O's JTAG interface and 1x 'JTAGEN' signal to switch the JTAG pins to user GPIO's if drive this pin to GND
88LEDs D2 ... D9Red user LEDs
6SPI QSPI Flash memory, U56 pins Quad SPI interface, 2 of them pulled up as configuration pins during initialization
6FTDI FT2232H JTAG/UART Adapter, U36 pins configurable as GPIO/UART or other serial interfaces
1Red LED, D10Configuration DONE Led (ON when configuration in progress, OFF when configuration is done)
1User button S2user configurable
1Reset button S1 and pin J2-10low active reset line for FPGA reconfiguration


Serial Memory U5 PinSignal Schematic NameConnected toNotes
Pin 1, CSF_CSFPGA bank 8, pin B3
chip select
Pin 6, CLKF_CLKFPGA bank 1, pin A3clock
Pin 5, SI/IO0F_DIFPGA bank 1, pin A2data in / out

FPGA bank 1, pin C4

data in / out, configuration dual-purpose pin of FPGA
Pin 3, WP/IO2DEVCLRNFPGA bank 8, pin B9data in / out, configuration dual-purpose pin of FPGA
Pin 2, SO/IO1F_DOFPGA bank 8, pin B2data in / out


The FPGA module is equipped with a Winbond W9864G6JT 64 MBit (8 MByte) SDRAM chip U2 . This in standard configuration, variants with 256 Mbit (32 MByte) memory density are also available. The SDRAM chip is connected to the FPGA bank 7 3 and 8 6 via 16-bit memory interface with 166MHz clock frequency and CL3 CAS latency.

SDRAM I/O Signals

Signal Schematic Name

Connected toNotes
Address inputs

A0 ... A13

bank 83-
Bank address inputs

BA0 / BA1

bank 83

Data input/output

DQ0 ... DQ15

bank 76

Data mask

DQM0 ... DQM1

bank 76

ClockCLKbank 73
Control Signals


bank 83

Chip select


bank 83

Clock enable


bank 83

Row Address Strobe


bank 83

Column Address Strobe

WEbank 83Write Enable

Table 6: 16bit SDRAM memory interface


The FTDI chip U3 converts signals from USB2 .0 to a variety of standard serial and parallel interfaces. Refer to the FTDI data sheet to get information about the capacity of the FT2232H chip.
FTDI FT2232H chip is used in MPPSE mode for JTAG, 2 6 I/O's of channel A and 6 I/O's of Channel B are routed to FPGA bank 3 8 of the FPGA SoC and are usable for example as GPIOs, UART or other standard interfaces.


FTDI Chip U3 PinSignal Schematic NameConnected toNotes
Pin 12, ADBUS0TCKFPGA bank 1, pin H3
JTAG interface
Pin 13, ADBUS1TDIFPGA bank 1, pin H4
Pin 14, ADBUS2TDOFPGA bank 1, pin J4

FPGA bank 1, pin J5

Pin 17, ADBUS4ADBUS4FPGA bank 3, pin M8

user configurablePin 20, ADBUS7ADBUS7FPGA bank 3, pin N8user configurablePin 32, BDBUS0BDBUS0FPGA bank 38, pin A4user configurable
Pin 33, BDBUS1BDBUS1FPGA bank 38, pin B4
user configurable
Pin 34, BDBUS2BDBUS2FPGA bank 38, pin B5user configurable
Pin 35, BDBUS3BDBUS3FPGA bank 38, pin A6user configurable
Pin 37, BDBUS4BDBUS4FPGA bank 38, pin B6
user configurable
Pin 38, BDBUS5BDBUS5FPGA bank 38, pin A7user configurable

Table 7: FTDI chip interfaces and pins

3-Axis Accelerometer

On the TEI0003 TEI0001 FPGA board there is a 3-axis accelerometer present. This accelerometer is provided by ST Microelectronics LIS3DH and offers many function to detect motion and has also a temperature sensor integrated. It also has a FIFO buffer for storing output data. The sensor is connected to the FPGA through SPI interface and two interrupt lines.

Accelerometer U4 PinSignal Schematic NameConnected toNotes
Pin 11, INT1SEN_INT1FPGA bank 13, pin B1J5
Interrupt lines
Pin 9, INT2SEN_INT2FPGA bank 13, pin C2L4
Pin 6, SDA/SDI/SDOSEN_SDIFPGA bank 13, pin G2J7SPI interface


FPGA bank 13, pin G1K5

Pin 4, SCL/SPCSEN_SPCFPGA bank 13, pin F3J6
Pin 8, CSSEN_CSFPGA bank 13, pin D1L5
Pin 13, ADC3ADC35VSense 5V input voltage


Clock SourceSchematic NameFrequencyClock Input Destination
Microchip MEMS Oscillator, U7CLK12M12.0000 MHzFTDI FT2232 U3, pin 3; FPGA SoC bank 2, pin M2H6
optional Microchip MEMS Oscillator, U6 (not fitted)CLK_X-FPGA SoC bank 62, pin E15G5

Table 9: Clock sources overview


LEDColorSignal Schematic NameFPGANotes
D1Green--Indicating 3.3V board supply voltage
D2Red'LED1'bank 68, pin M6pin A8user
D3Red'LED2'bank 68, pin T4pin A9user
D4Red'LED3'bank 68, pin T3A11user
D5Red'LED4'bank 68, pin R3A10user
D6Red'LED5'bank 68, pin T2pin B10user
D7Red'LED6'bank 68, pin R4C9user
D8Red'LED7'bank 68, pin N5pin C10user
D9Red'LED8'bank 68, pin N3pin D8user
D10Red'CONF_DONE'bank 68, pin H14C5indication configuration is DONE when LED is off


ButtonSignal Schematic NameFPGANotes
S1'USER_BTN'bank 38, pin N6E6user configurable
S2'RESET'bank 18, pin H5E7system FPGA reset

Table 11: Push buttons of the module


The FPGA module can be power-supplied through Micro USB2 connector J9 with supply voltage 'USB-VBUS' or alternative through pin header J2 with supply voltage 'VIN'.

The TEI0003 TEI0001 module needs one single power supply of 5.0V nominal.


Scroll Title
titleFigure 3: Power Distribution Diagram
Scroll Ignore Diagram
diagramNameTEI0003 Power distribution diagram

Scroll Only

Power Consumption