Page History
Scroll Ignore |
---|
Scroll pdf ignore | |
---|---|
Table of Contents
|
Overview
The Trenz Electronic TE0729 is an industrial-grade SoM (System on Module) based on Xilinx Zynq-7000 SoC (XC7Z020).
Scroll Only (inline) |
---|
Refer to https://wiki.trenz-electronic.de/display/PD/TE0729+TRMorg/teb0729-info for online version of this manual and additional technical documentation of the product. |
...
Key Features
- Industrial-grade Xilinx Zynq-7000
...
- (XC7Z020)
...
- SoM
Key Features
- Industrial-grade Xilinx Zynq-7000 (XC7Z020) SoM
- Dual-core ARM Cortex-A9 MPCore™ with CoreSight™
- 136 x FPGA I/Os (58 LVDS pairs possible)
- 8 x PS MIO pins
- 16-bit wide 512 MByte DDR3 SDRAM
- 32 MByte QSPI Flash memory
- 4 GByte eMMC Flash memory
- 1 x 10/100/1000 Mbps Ethernet transceiver PHY
- 2 x 10/100 Mbps Ethernet transceiver PHYs
- 3 x MAC address EEPROMs
- Hi-speed USB 2.0 ULPI transceiver with full OTG support
- Plug-on module with two 120-pin connectors
- Evenly spread supply pins for good signal integrity
- On-board high-efficiency DC-DC converters
- 4.0 A x 1.0 V power rail
- 1.5 A x 1.5 V power rail
- 1.5 A x 1.8 V power rail
- 1.5 A x 2.5 V power rail
- System management
- eFUSE bit-stream encryption
- AES bitstream encryption
- Temperature compensated RTC (real-time clock)
- User LED
- Rugged for shock and high vibration
...
Storage device name | Content | Notes | |
---|---|---|---|
24AA025E48 EEPROMs | User content not programmed | Valid MAC address from manufacturer | |
eMMC Flash-Memory | Empty, not programmed | Except serial number programmed by flash vendor | |
SPI Flash OTP Area | Empty, not programmed | Except serial number programmed by flash vendor | |
SPI Flash Quad Enable bit | Programmed | ||
SPI Flash main array | Demo design | ||
eFUSE USER | Not programmed | ||
eFUSE Security | Not programmed |
Signals, Interfaces and Pins
...
Bank | Type | B2B | IO count | IO Voltage | Notes | |
---|---|---|---|---|---|---|
500 | MIO | J2-87 J2-88 | 2 | 3,3 V | MIO0, MIO9 | |
500 | MIO | J2-93 J2-95 J2-94 J2-96 | 4 | 3,3 V | Configured as I2C1 and USART0 by default, Configurable as GPIO by user | |
13 | HR | J1 | 48 | User | ||
33 | HR | J1 | 48 | User | ||
35 | HR | J2 | 30 | 3,3 V | ||
34 | GPIO | J2 | 10 | 2,5 V | Configured as DISP_RX by default, Configurable as GPIO by user |
...
Name | Note |
---|---|
NRST | Reset-Signal from Watchdog, available at B2B J2-89 |
NRST_IN | External Reset, available at B2B J2-91 |
For details see: TE0729 CPLD
On-board LEDs
There are 3 LED's on TE0729:
...
Clock | Frequency | IC | FPGA | Notes | |
---|---|---|---|---|---|
PS-CLK | 33.333333 MHz | U14 | PS_CLK | PS subsystem main clock | |
ETH_CLKIN | 25.000000 MHz | U10 | - | Ethernet PHYs reference clock | |
52.000000 MHz | U12 | - | USB PHY reference clock |
...
MIO | Configured as | B2B | Notes | |
---|---|---|---|---|
0 | GPIO | J2-87 | B2B | |
1 | QSPI0 | - | SPI Flash-CS | |
2 | QSPI0 | - | SPI Flash-DQ0 | |
3 | QSPI0 | - | SPI Flash-DQ1 | |
4 | QSPI0 | - | SPI Flash-DQ2 | |
5 | QSPI0 | - | SPI Flash-DQ3 | |
6 | QSPI0 | - | SPI Flash-SCK | |
7 | GPIO | - | Red LED D8 | |
8 | - | - | QSPI feedback clock | |
9 | GPIO | J2-88 | B2B | |
10 | I2C0 SDA | J2-90 | B2B | |
11 | I2C0 SCL | J2-92 | B2B | |
12 | I2C1 SDA | J2-93 | B2B (SDA on-board I2C, also configurable as GPIO by user) | |
13 | I2C1 SCL | J2-95 | B2B (SCL on-board I2C, also configurable as GPIO by user) | |
14 | USART0 RX | J2-94 | B2B (RX on-board UART, also configurable as GPIO by user) | |
15 | USART0 TX | J2-96 | B2B (TX on-board UART, also configurable as GPIO by user) | |
16..27 | ETH0 | Ethernet RGMII PHY | ||
28..39 | USB0 | USB ULPI PHY | ||
40 | SDIO0 | J2-100 | ||
41 | SDIO0 | J2-102 | ||
42 | SDIO0 | J2-104 | ||
43 | SDIO0 | J2-106 | ||
44 | SDIO0 | J2-108 | ||
45 | SDIO0 | J2-110 | ||
46 | GPIO | - | RTC Interrupt | |
47 | - | - | - | |
48 | GPIO | SEL_SD | SD Card multiplexer control | |
49 | GPIO | - | USB Reset | |
50 | GPIO | - | ETH0 Interrupt | |
51 | GPIO | - | ETH0 Reset | |
52 | ETH0 | - | MDC | |
53 | ETH0 | - | MDIO |
...
Peripheral | IC | Designator | PS | MIO | Notes | |||
---|---|---|---|---|---|---|---|---|
EEPROM I2C | 24AA025E48T-I/OT | U8 | I2C0 | MIO10, MIO11 | MAC Address | |||
EEPROM I2C | 24AA025E48T-I/OT | U9 | I2C0 | MIO10, MIO11 | MAC Address | |||
EEPROM I2C | 24AA025E48T-I/OT | U20 | I2C0 | MIO10, MIO11 | MAC Address | |||
RTC | ISL12020MIRZ | U22 | I2C0 | MIO10, MIO11 | Temperature compensated real time clock | |||
RTC Interrupt | ISL12020MIRZ | U22 | GPIO | MIO46 | Real Time Clock Interrupt | |||
SPI Flash | S25FL256SAGBHI20 | U13 | QSPI0 | MIO1..MIO6 | ||||
Ethernet0 10/100/1000 Mbps PHY | 88E1512-A0-NNP2I000 | U3 | ETH0 | MIO16...MIO27 | ||||
Ethernet0 10/100/1000 Mbps PHY Reset | GPIO | MIO51 | ||||||
Ethernet1 10/100 Mbps PHY | KSZ8081MLXCA | U17 | - | (EMIO) | ||||
Ethernet1 10/100 Mbps PHY Reset | - | - | (EMIO) | |||||
Ethernet2 10/100 Mbps PHY | KSZ8081MLXCA | U19 | - | (EMIO) | ||||
Ethernet2 10/100 Mbps PHY Reset | - | (EMIO) | ||||||
USB | USB3320C-EZK | U11 | USB0 | MIO28...MIO39 | ||||
USB Reset | GPIO | MIO49 | ||||||
eMMC (embedded eMMC) | MTFC4GMVEA-4M IT | U5 | SDIO0 | MIO40...MIO45 |
I2C Interface
The on-board I2C components are connected to MIO10 and MIO11 and configured as I2C0 by default.
...
Device | I2C-Address | Notes | |
---|---|---|---|
EEPROM for MAC1 | 0x50 | ||
EEPROM for MAC2 | 0x51 | ||
EEPROM for MAC3 | 0x52 | ||
RTC | 0x6F | ||
Battery backed RAM | 0x57 | Integrated in RTC |
...
PHY PIN | ZYNQ PS | Notes |
---|---|---|
MDC/MDIO | MIO52, MIO53 | - |
LED0 | - | pin J2-57 on B2B connector |
LED1 | - | pin J2-59 on B2B connector |
LED2/Interrupt | MIO46 | - |
CONFIG | - | Connected to GND, PHY Address 0 |
RESETn | MIO51 | - |
RGMII | MIO16..MIO27 | - |
SGMII | - | B2B J2 |
MDI | - | B2B J2 |
...
The TE0729 SoM is also equipped with two additional Microchip KSZ8081MLXCA Ethernet PHY's (IC's U17 and U19) to provide further 10/100 Mbps Ethernet interfaces with the identifiers Ethernet1 and Ethernet2. The reference clock input of both PHYs is supplied from the same 25MHz oscillator (U10), which also provides Ethernet0 Gigabit PHY with a reference clock signal.
...
Supply Voltage | Voltage Range | Notes | |
---|---|---|---|
VIN | 3.3 V to 5.5 V |
| |
VIN 3.3V | 3.3 V |
|
Bank Voltages
Bank | Voltage | Max. Value | Notes |
---|---|---|---|
501 | 1,8 V | - | ETH0 / USB0 / SDIO0 |
500 | 3,3 V | - | SPI / I2C / UART |
502 | 1,5 V | - | DDR3-RAM |
13 | user | 3,3 V | connected to 3,3V by default by 0-Ohm-Resistor R36 |
33 | user | 3,3 V | connected to 3,3V by default by 0-Ohm-Resistor R55 |
34 | 2,5 V | - | ETH / DISP |
35 | 3,3 V | - | GPIO |
...
Parameter | Min | Max | Units | Notes | |
---|---|---|---|---|---|
VIN supply voltage | -0.1 | 3.75 | V | ||
VBAT supply voltage | -0.3 | 6.0 | V | ||
PL I/O bank supply voltage for HR I/O banks (VCCO) | -0.5 | 3.6 | V | ||
I/O input voltage for HR I/O banks | -0.55 | VCCO_X+0.55 | V | ||
Voltage on module JTAG pins | -0.4 | VCCO_0+0.55 | V | VCCO_0 is 3.3V nominal | |
Storage temperature | -40 | +85 | C | ||
Storage temperature without the ISL12020MIRZ | -55 | +100 | C |
Note |
---|
Assembly variants for higher storage temperature range on request |
...
Parameter | Min | Max | Units | Notes | Reference document | ||
---|---|---|---|---|---|---|---|
VIN supply voltage | 2.5 | 3.6 | V | ||||
VBAT supply voltage | 1.8 | 5.5 | V | ||||
PL I/O bank supply voltage for HR I/O banks (VCCO) | 1.14 | 3.465 | V | Xilinx document DS191 | |||
I/O input voltage for HR I/O banks | (*) | (*) | V | (*) Check datasheet | Xilinx document DS191 and DS187 | ||
Voltage on module JTAG pins | 3.135 | 3.465 | V | VCCO_0 is 3.3 V nominal |
Physical Dimensions
Please download the assembly diagram for exact values.
...
Date | Revision | Changes |
---|---|---|
2016-05-02 | 02 | First production release |
- | 01 | Prototypes |
Hardware revision number is written on the PCB board together with the module model number separated by the dash.
Document Change History
02 | 02 | First production release |
- | 01 | Prototypes |
Hardware revision number is written on the PCB board together with the module model number separated by the dash.
Document Change History
Date | Revision | Contributors | Description | ||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
|
|
| ||||||||||||||||||||||||||
Date | Revision | Contributors | Description | ||||||||||||||||||||||||||
2017-11-06 | v.28 | Ali Naseri |
| ||||||||||||||||||||||||||
2017-06-18 | Vv.22 | Jan Kumann |
| ||||||||||||||||||||||||||
2017-06-07 | Vv.21 | Jan Kumann |
| ||||||||||||||||||||||||||
2017-05-22 | Vv.12 | Jan Kumann |
| ||||||||||||||||||||||||||
2017-03-24 | Vv.11 | John Hartfiel |
| ||||||||||||||||||||||||||
2016-06-14 | Vv.10 | Ali Naseri |
|
Disclaimer
Include Page | ||||
---|---|---|---|---|
|