...
The Trenz Electronic TEP0006 is a Pmod Ultra96 LS Expansion adapter.
Refer to http://trenz.org/tep0006-info for the current online version of this manual and other available documentation.
...
Page properties |
---|
|
Notes : - For carrier or stand-alone boards use subsection for every connector type (add designator on description, not on the subsection title), for example:
- For modules which needs carrier use only classes and refer to B2B connector if more than one is used, for example
|
Board to Board (B2B) I/Os
Ultra96 LS Expansion
General information about GPIO connection to the Ultra96 LS Expansion FPGA bank number and number of I/O signals connected to the B2B connector:
Scroll Title |
---|
anchor | Table_SIP_B2BUltra96 |
---|
title | General PL I/O to B2B connectors Ultra96 LS Expansion information |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
|
FPGA Bank | B2B Connector | I/O Signal Count | Voltage Level | Notes |
---|
...
Schematic | Connected to | Notes |
---|
HD_GPIO0...7 | Level Translator HP_GPIO[0...7], U1 | GPIO | HD_GPIO8...15 | Level Translator HP_GPIO[8...15], U3 | GPIO | MIO36-37 | Level Translator PMOD(SPI) | GPIO0-GPIO1 | MIO38, MIO41...43 | Level Translator PMOD(SPI) | SPI | VCC_PSAUX | Level Translator, U1-U3-U5-U6 Voltage Regulator, U2 | 1.8 V | 5V | Voltage Regulator, U2 Jumper, J10 |
|
|
Pmod Connectors
JTAG access to the TExxxx SoM through B2B connector JMX.
Scroll Title |
---|
anchor | Table_SIP_JTG |
---|
title | JTAG pins connection |
---|
Pmod | title | Pmod Connectors information |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Schematic | Connected to | Notes |
---|
HD_GPIO0...7 | Level Translator HP_GPIO[0...7], U1 | GPIO | HD_GPIO8...15 | Level Translator HP_GPIO[8...15], U3 | GPIO | MIO36-37 | Level Translator PMOD(SPI) | GPIO0-GPIO1 | MIO38, MIO41...43 | Level Translator PMOD(SPI) | SPI | VCC_PSAUX | Level Translator, U1-U3-U5-U6 Voltage Regulator, U2 | 1.8 V | 5V | Voltage Regulator, U2 Jumper, J10 |
Scroll Table Layout |
---|
|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | widths | sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
JTAG Signal | B2B Connector |
---|
TMS | TDI | TDO | TCK | JTAG_EN
MIO Pins
Page properties |
---|
|
you must fill the table below with group of MIOs which are connected to a specific components or peripherals, you do not have to specify pins in B2B, Just mention which B2B is connected to MIOs. The rest is clear in the Schematic. Example: MIO Pin | Connected to | B2B | Notes |
---|
MIO12...14 | SPI_CS , SPI_DQ0... SPI_DQ3 SPI_SCK | J2 | QSPI |
|
...