Page History

Notes :

• the content of the zip file

Note:

• optional for Zynq / ZynqMP only

• add basic PS configuration

----------------------------------------------------------

FPGA Example

scu

MCS Firmware to configure SI5338 and Reset System.

srec_spi_bootloader

TE modified 2018.3 SREC

Bootloader to load app or second bootloader from flash into DDR

Descriptions:

• Modified Files: blconfig.h, bootloader.c
• Changes:
  
  • Add some console outputs and changed bootloader read address.
  • Add bugfix for 2018.2 qspi flash

xilisf_v5_11

TE modified 2018.3 xilisf_v5_11

• Changed default Flash type to 5.

----------------------------------------------------------

Zynq Example:

zynq_fsbl

TE modified 2018.3 FSBL

General:

• Modified Files:main.c, fsbl_hooks.h/.c (search for 'TE Mod' on source code)

• Add Files: te_fsbl_hooks.h/.c(for hooks and board)\n\

• General Changes: 
  
  • Display FSBL Banner and Device ID

Module Specific:

• Add Files: all TE Files start with te_*
  
  • READ MAC from EEPROM and make Address accessible by UBOOT (need copy defines on uboot  platform-top.h)
  • CPLD access
  • Read CPLD Firmware and SoC Type
  • Configure Marvell PHY

zynq_fsbl_flash

TE modified 2018.3 FSBL

General:

• Modified Files: main.c
• General Changes:
  
  •  Display FSBL Banner
  • Set FSBL Boot Mode to JTAG
  • Disable Memory initialisation

ZynqMP Example:

----------------------------------------------------------

zynqmp_fsbl

TE modified 2018.3 FSBL

General:

• Modified Files: xfsbl_main.c, xfsbl_hooks.h/.c, xfsbl_board.h/.c(search for 'TE Mod' on source code)
• Add Files:  te_xfsbl_hooks.h/.c (for hooks and board)\n\
• General Changes: 
  
  • Display FSBL Banner and Device Name

Module Specific:

• Add Files: all TE Files start with te_*
  
  • Si5338 Configuration
  • ETH+OTG Reset over MIO

zynqmp_fsbl_flash

TE modified 2018.3 FSBL

General:

• Modified Files: xfsbl_initialisation.c, xfsbl_hw.h, xfsbl_handoff.c, xfsbl_main.c
• General Changes:
  
  •  Display FSBL Banner
  • Set FSBL Boot Mode to JTAG
  • Disable Memory initialisation

zynqmp_pmufw

Xilinx default PMU firmware.

----------------------------------------------------------

General Example:

hello_te0820

Hello TE0820 is a Xilinx Hello World example as endless loop instead of one console output.

u-boot

U-Boot.elf is generated with PetaLinux. SDK/HSI is used to generate Boot.bin.

• optional chapter separate

• sections for linux

• Add "No changes." or "Activate: and add List"

/include/ "system-conf.dtsi"
/ {
};


/ {
    #address-cells = <1>;
    #size-cells = <1>;

    reserved-memory {
        #address-cells = <1>;
        #size-cells = <1>;
        ranges;
        hdmi_fb_reserved_region@1FC00000 {

/include/ "system-conf.dtsi"
/ {
};


/ {
    #address-cells = <1>;
    #size-cells = <1>;

    reserved-memory {
        #address-cells = <1>;
        #size-cells = <1>;
        ranges;
        hdmi_fb_reserved_region@1FC00000 {
            compatible = "removed-dma-pool";
            no-map;
            // 512M (M modules)
            reg = <0x1FC00000 0x400000>;
            // 128M (R modules)
            //reg = <0x7C00000 0x400000>;
        };
        camera_fb_reserved_region@1F800000 {
            compatible = "removed-dma-pool";
            no-map;
            // 512M (M modules)
            reg = <0x1F800000 0x400000>;
            // 128M (R modules)
            //reg = <0x7800000 0x400000>;
        };

    };

    hdmi_fb: framebuffer@0x1FC00000 {           // HDMI out 
        compatible = "simple-framebuffer";
        // 512M (M modules)
        reg = <0x1FC00000 (1280 * 720 * 4)>;    // 720p
        // 128M (R modules)
        //reg = <0x7C00000 (1280 * 720 * 4)>;   // 720p
        width = <1280>;                         // 720p
        height = <720>;                        compatible // 720p= "removed-dma-pool";
        stride = <(1280 * 4)>; no-map;
            // 512M (M modules)
   // 720p
        formatreg = <0x1FC00000 "a8b8g8r8"0x400000>;
        status  = "okay";
 // 128M (R };

  modules)
  camera_fb: framebuffer@0x1F800000 {         //reg = CAMERA<0x7C00000 in0x400000>;
        compatible};
 = "simple-framebuffer";
      camera_fb_reserved_region@1F800000 {
 // 512M (M modules)
        regcompatible = <0x1F800000 (1280 * 720 * 4)>; "removed-dma-pool";
           // 720p
 no-map;
            // 128M512M (RM modules)
        //reg = <0x7800000 (1280 *reg 720= *<0x1F800000 4)>0x400000>;
   // 720p
        width// =128M <1280>; (R modules)
            //reg = <0x7800000 0x400000>;
         // 720p};

    };

    hdmi_fb: framebuffer@0x1FC00000 {  height = <720>;       // HDMI out 
        compatible = "simple-framebuffer";
        // 720p 512M (M modules)
        stridereg = <<0x1FC00000 (1280 * 720 * 4)>;    // 720p
        // 128M (R modules)
    // 720p
   //reg = <0x7C00000 (1280 * format720 = "a8b8g8r8";
* 4)>;   // };720p

    vcc_3V3: fixedregulator@0 {
  width = <1280>;    compatible = "regulator-fixed";
        regulator-name = "vccaux-supply";
        regulator-min-microvolt = <3300000>; // 720p
        regulator-max-microvoltheight = <3300000><720>;
         regulator-always-on;
    };
};

&qspi {
    #address-cells = <1>;
    #size-cells =// <0>;720p
    status = "okay";
  stride = flash0: flash@0 {
<(1280 * 4)>;        compatible = "jedec,spi-nor";
        reg = <0x0>;// 720p
        #address-cellsformat = <1>"a8b8g8r8";
        #size-cellsstatus = <1>"okay";
    };

    spi-max-frequency = <50000000>;
camera_fb: framebuffer@0x1F800000 {        partition@0x00000000 {
// CAMERA in
          labelcompatible = "bootsimple-framebuffer";
        // 512M (M modules)
 reg = <0x00000000 0x00500000>;
    reg = <0x1F800000 (1280 };
* 720 * 4)>;    // partition@0x00500000 {720p
        // 128M   label = "bootenv";(R modules)
        //reg = <0x7800000 (1280 reg* =720 <0x00500000* 0x00020000>;
4)>;   // 720p
        width = }<1280>;
           partition@0x00520000 {
            label = "kernel";// 720p
        height = <720>;  reg = <0x00520000 0x00a80000>;
        };
        partition@0x00fa0000 {
   // 720p
        labelstride = "spare";
<(1280 * 4)>;                reg = <0x00fa0000// 0x00000000>;720p
        }format = "a8b8g8r8";
    };
};

/*
* We need to disable Linux VDMA driver as VDMA
* already configured in FSBL
*/
&video_in_axi_vdma_0 {
   statusvcc_3V3: fixedregulator@0 {
        compatible = "disabledregulator-fixed";
};

&video_out_axi_vdma_0 {
        statusregulator-name = "disabledvccaux-supply";
};

&video_out_v_tc_0 {
        //xilinx-vtc: probe of 43c20000.v_tc failed with error -2
    status = "disabled";
};

&gpio0 {
    interrupt-controllerregulator-min-microvolt = <3300000>;
        regulator-max-microvolt = <3300000>;
        regulator-always-on;
    #interrupt-cells = <2>};
};

&i2c1qspi {
    #address-cells = <1>;
    #size-cells = <0>;
    status = "okay";
    i2cmux0flash0: i2cmux@70flash@0  {
        compatible = "nxpjedec,pca9544"spi-nor";
        reg = <0x0>;
        #address-cells = <1>;
        #size-cells = <0><1>;
        regspi-max-frequency = <0x70><50000000>;


        i2c1@0partition@0x00000000 {
            #address-cellslabel = <1>"boot";
            #size-cellsreg = <0><0x00000000 0x00500000>;
        };
    reg = <0>;

  partition@0x00500000 {
         id_eeprom@50 {
  label = "bootenv";
            compatiblereg = "atmel,24c32" <0x00500000 0x00020000>;
        };
        regpartition@0x00520000 {
 = <0x50>;
          label = }"kernel";

        };
    reg = <0x00520000 0x00a80000>;
 i2c1@1 {    // Display Interface Connector};
            #address-cells = <1>;partition@0x00fa0000 {
            #size-cellslabel = <0>"spare";
            reg = <1><0x00fa0000 0x00000000>;
        };
        i2c1@2 {    // HDMI Interface Connector
            #address-cells = <1>;
            #size-cells = <0>;
            reg = <2>;
        };
        i2c1@3 {    // Camera Interface Connector
    };
};

/*
* We need to disable Linux VDMA driver as VDMA
* already configured in FSBL
*/
&video_in_axi_vdma_0 {
   status = "disabled";
};

&video_out_axi_vdma_0 {
   status = "disabled";
};

&video_out_v_tc_0 {
    //xilinx-vtc: probe of 43c20000.v_tc failed with error -2
    status = "disabled";
};

&gpio0 {
    interrupt-controller;
    #interrupt-cells = <2>;
};

&i2c1 {
    #address-cells = <1>;
    #size-cells = <0>;

    i2cmux0: i2cmux@70  {
        compatible = "nxp,pca9544";
        #address-cells = <1>;
            #size-cells = <0>;
            reg = <3><0x70>;


        i2c1@0 };{
    };

};

/{
        usb_phy0: usb_phy@0 {
#address-cells = <1>;
           compatible #size-cells = "ulpi-phy"<0>;
         #phy-cells   reg = <0>;

        reg   = <0xe0002000 0x1000>;
id_eeprom@50 {
                view-portcompatible = <0x0170>"atmel,24c32";
                 drv-vbusreg = <0x50>;
            };
};

&usb0 {
    usb-phy = <&usb_phy0>;
} ;

/*
* Sound configuration
*/

/{
  };
        i2c1@1 {    // CustomDisplay driverInterface basedConnector
 on spdif-transmitter
    te_audio: dummy_codec_te {
    #address-cells = <1>;
  compatible = "te,te-audio";
        #sound#size-dai-cells = <0>;
      };

     // Simplereg Audio= Card<1>;
 from AXI_I2S and custom XADC audio input and};
    // PWM audio output cores
i2c1@2 {   sound {
// HDMI Interface  Connector
    compatible = "simple-audio-card";
        simple-audio-card,name#address-cells = "TE0726-PWM-Audio"<1>;
        simple-audio-card,format    #size-cells = "i2s"<0>;
        simple-audio-card,widgets =
   reg = <2>;
       "Microphone", "In Jack",
 };
        i2c1@3 {    "Line", "Line In Jack",// Camera Interface Connector
            "Line", "Line Out Jack",#address-cells = <1>;
            "Headphone", "Out Jack";

#size-cells = <0>;
            simple-audio-card,routingreg = <3>;
        };
    };

};

/{
  "Out Jack", "te-out",
   usb_phy0: usb_phy@0 {
        compatible = "te-in", "In Jack"ulpi-phy";

        simple-audio-card,cpu {#phy-cells = <0>;
        reg = <0xe0002000 0x1000>;
        view-port = <0x0170>;
        drv-vbus;
    };
};

&usb0 {
    usb-phy = <&usb_phy0>;
} ;

/*
* Sound configuration
*/

/{
    sound-dai = <&audio_axi_i2s_adi_0>;
        };
        simple-audio-card,codec {
            sound-dai = <&te_audio>;
        };
    };
};

&audio_axi_i2s_adi_0 {
    compatible = "adi,axi-i2s-1.00.a";
    reg = <0x43c00000 0x1000>;
    clocks = <&clkc 15>, <&clkc 18>; // FCLK_CLK0, FCLK_CLK3
    clock-names = "axi", "ref";
    dmas = <&dmac_s 0 &dmac_s 1>;
    dma-names = "tx", "rx";
    #sound-dai-cells = <0>;
};

/*
* We need to disable Linux XADC driver to use XADC for audio recording
*/
&adc {
    status = "disabled";
};