Versions Compared

Old Version 2

changes.mady.by.user Martin Rohrmüller

Saved on

compared with

New Version 3

changes.mady.by.user Martin Rohrmüller

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

GPIO's available to user

currently not used/implemented

(FIFO or other FTDI functions when FTDI reprogrammed)
Forwarded JTAG signals from FTDI chip. Signal names: TCK, TDI, TDO, TMS
(FIFO or other FTDI functions when FTDI reprogrammed)
4x5 Module JTAG
Bank with VCCIO is VREF_JTAG from Module
FMC JTAG
TRST not used
PCIe JTAG
Currently not used
(M)IOs used for ETH PHY LEDs
Not used
Chip internal pulled up
For FMC_VADJ Voltage select
Phy LEDs
I2C GPIO MUX 1
Scroll Title
anchorTable_OBP_LED
titleOn-board LEDs

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

VHDL Port nameDirectionSC CPLD PinCPLD BankConnected toFunctionNotes

X0


B98J11-3CPLD to CRUVI communicationcurrently not used
X1
A88J11-5
X2
A78J11-7

X3


A68J11-9
X4
D88J11-4
X5
B68J11-10
X6
C98J11-1
X7
E88J11-2
A0_PinJ83J9-14

A0_NinK83J9-16

A1_PinM133

J9-20



A1_NinM123J9-22

A2_PinM93J9-26

A2_NinM83J9-28

A3_PinN83J9-32

A3_NinN73J9-34

A4_PoutM73J9-38

A4_NoutN63J9-40

A5_PoutK53J9-44

A5_N
J53J9-46CPLD to CRUVI communicationcurrently not used
B0_P
N53J9-15CPLD to CRUVI communicationcurrently not used
B0_NinN43J9-17

B1_P
J73J9-21CPLD to CRUVI communicationcurrently not used
B1_NinK73J9-23

B2_PoutL113J9-27

B2_NoutM113J9-29

B3_PoutL103J9-33

B3_NoutM103J9-35

B4_PoutJ63J9-398

B4_NoutK63J9-41

B5_PoutL53J9-45

B5_NoutL43J9-47

HSIO
N93J9-2CPLD to CRUVI I/O communicationcurrently not used
HSO
N103J9-6
RESET
M53J9-8
HSI
N123J9-10

TDI


F51BJ9-51, J10-9JTAG / user IO CPLD firmware dependentJTAG pinsharing currently not enabled
TDO
F61BJ9-53, J10-3JTAG / user IO CPLD firmware dependent
TMS
G11BJ9-55, J10-5JTAG / user IO CPLD firmware dependent
JTAGEN
E51BJ9-57JTAG enable CPLD firmware dependent
TCK
G21BJ9-59, J10-1JTAG / user IO CPLD firmware dependent
SMB_ALERT
K22J9-3CPLD to CRUVI I/O communicationcurrently not used
SMB_SDA
H52J9-5
SMB_SCL
H42J9-7
REFCLK
M22J9-11
BUTTON1inC108S2User button forwarded to CRUVIactiv low,
BUTTON2inB108S1Motor control enable/disableactiv low
ENC_AinA108U13-13Sensor input channel A
ENC_BinA98U13-12Sensor input channel B
ENC_IinA118U13-14Sensor input channel I
LED0inoutD68D2User LED forwarded from CRUVI
LED1inoutB28D1Status LED

blinking → motor control aktiv,

static on → on system ok and motor control disabled

M_BEMF_B_DinB58U15-13Back EMF signal phase B-
M_BEMF_C_DinA58U15-12Back EMF signal phase C-
M_BEMF_A_DinA48

U15-14

Back EMF signal phase A-
M_PWM_AHoutF11AU8-2Phase A half bridge high (DC_LINK) side driver signal-
M_PWM_ALoutE31AU8-3Phase A half bridge low (PGND) side driver signal-
M_PWM_BHoutE11AU9-2Phase B half bridge high (DC_LINK)side driver signal-
M_PWM_BLoutD11AU9-3Phase B half bridge low (PGND) side driver signal-
M_PWM_CHoutE41AU10-2Phase C half bridge high (DC_LINK)side driver signal-
M_PWM_CLoutC11AU10-3Phase C half bridge low (PGND) side driver signal-
M_PWM_DHoutC21AU11-2Phase D half bridge high (DC_LINK) side driver signal-
M_PWM_DLoutB11AU11-3Phase D half bridge low (PGND) side driver signal-
SD_IAinE68U3-6Current measurement phase A33 Ohm series Resistor
SCLK_AoutB38U3-7, U5-7Clock for ADC for current measurement phase A and B(5-20 MHz)
SD_VinB48U7-6Voltage measurement DC_LINK33 Ohm series Resistor
SD_IBinA28U5-6Current measurement phase B33 Ohm series Resistor
SCLK_V_AoutA38U7-7Clock for ADC for voltage measurement DC_LINK(5-20 MHz)
M_DISABLE_D_DoutJ12U11-5Halfe bridge disable phase Ddisabled when high, pull up connected, weak pull up enabled
M_DISABLE_A_DoutM12U8-5Halfe bridge disable phase Adisabled when high, pull up connected connected, weak pull up enabled 
M_DISABLE_B_DoutL22U9-5Halfe bridge disable phase Bdisabled when high, pull up connected, weak pull up connected enabled 
M_DISABLE_C_DoutK12U10-5Halfe bridge disable phase Cdisabled when high, pull up connected connected, weak pull up enabled
REFCLK
M22J9-11
currently not used
RST
M32J10-6
currently not used
UART_RX
N22J10-7
currently not used
UART_TX
N32J10-8

CLK_25MHZinH62U26-3Clock input for accurate 25 Mhz clk.currently not used
Scroll Title
anchorTable_SC_Ports
titleSC CPLD ports

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

VHDL Port nameDirectionSC CPLD PinConnected toFunctionNotes
ACBUS0A4FTDI U4, pin 22ACBUS1B4FTDI U4, pin 23ACBUS2A5FTDI U4, pin 24ACBUS3B5FTDI U4, pin 25ACBUS4A6FTDI U4, pin 26ACBUS5B6FTDI U4, pin 27ACBUS6A7FTDI U4, pin 28ACBUS7A8FTDI U4, pin 29ADBUS4A2FTDI U4, pin 17ADBUS5B2FTDI U4, pin 18ADBUS6A3FTDI U4, pin 19ADBUS7B3FTDI U4, pin 20P_TCKING2FTDI U4, pin 12
P_TDIINF5FTDI U4, pin 13
P_TDOOUTF6FTDI U4, pin 14
P_TMSING1FTDI U4, pin 15
M_TCKOUTH5JB2, pin 100
M_TDIOUTJ2JB2, pin 96
M_TDOINJ1JB2, pin 98
M_TMSOUTH6JB2, pin 94
FMC_TCKOUTF8J1, pin D29
FMC_TDIOUTM7J1, pin D30
FMC_TDOINN7J1, pin D31
FMC_TMSOUTM8J1, pin D33
FMC_TRSTN8J1, pin D34PCIE_TCKL11J3, pin A5PCIE_TDIN12J3, pin A6PCIE_TDOM12J3, pin A7PCIE_TMSM13J3, pin A8PCIE_TRSTG10J3, pin B9PCIE_PERSTINF12J3, pin A11Indication that PCIe Bus is up (power, clocks)
EN_FMCOUTL4U14, pin 9Enable switched 3.3V FMC powerpulled down
EN_FMC_VADJOUTK7U1, pin 41Enable IO power FMC_VADJpulled down
EN_PEROUTF13Q4, pin 5Enable perepherie power 3V3_PERpulled down
FAN_FMC_ENOUTK8Q1, pin 5Enable FMC FANfloating during configuration (no pull down)
FMC_PG_C2MOUTM5J1, pin D1Indicate that all FMC related powers are uppulled up
FMC_PRSNT_M2C_LINE9J1, pin H2Indicate if FMC installedLow when FMC present, CPLD weak pullup enabled
FMC_SCLOUTJ8J1, pin C31I2C 2-wire serial busMUX in CPLD
FMC_SDAINOUTF9J1, pin C30
PG_FMC_VADJINJ6U1, pin 35Indicate FMC VADJ power is up
FF_RSTLOUTB9J13, pin 6  and J18, pin 6Reset configurationBoth FF are resetted simultanously when pulled LOW
FFA_INTLINE8J13, pin 5Indicate interrrupt

LOW when fault condition, pulled up

FFA_MPRSINC10J13, pin 3Indicate FF Module installedLOW when Module present, pulled up
FFA_MSELOUTC9J13, pin 4Select attached FF ModulePull low to use I2C
FFA_SCLOUTD6J13, pin 8I2C 2-wire serial busMUX in CPLD
FFA_SDAINOUTE6J13, pin 7
FFB_INTLINA10J18, pin 5Indicate interrruptLOW when fault condition, pulled up
FFB_MPRSINA11J18, pin 3Indicate FF Module installedLOW when Module present, pulled up
FFB_MSELOUTB10J18, pin 4Select attached FF ModulePull low to use I2C
FFB_SCLOUTD8J18, pin 8I2C 2-wire serial busMUX in CPLD
FFB_SDAINOUTA9J18, pin 7
CPLD_IO_1INB12JB1, pin 88(M)IOs from 4x5 Module
CPLD_IO_2INA12JB1, pin 92(M)IOs from 4x5 Module
M10_RSTD1

TP22

M10_RXE4TP24M10_TXE3TP23
EN1OUTD11JB1, pin 27Enable on module powerDepends on module, on some similar to reset.
MODEOUTB11JB1, pin 31Boot Mode selectionFor Zynq modules only. (LOW → SD, HIGH → primary QSPI)
NOSEQOUTE13JB1, pin 8Disable module CPLD power managementDepends on module. On some modules no extended CPLD power management avaialble.
PGOODINOUTC11JB1, pin 29Power good signal

This is only for monitoring, do not use as powerenable! Pulled up.

RESINOUTE12JB2, pin 17Module ResetAktive LOW
M3.3VOUTINM4JB2, pin 9 and 11Indicates module power is up

Used for perepherie power enable. Floating when no module installed (no pull down).

SFPA_LOSINM10J12, pin 8SFP signal lossHIGH indicates signal loss
SFPA_M-DEF0INF10J12, pin 6SFP modul absentHIGH when module physically absent
SFPA_RS0OUTN10J12, pin 7SFP rate select RXLOW for 1000BASE-SX, HIGH for 10GBASE-SR
SFPA_RS1OUTM11J12, pin 9SFP rate select TXLOW for 1000BASE-SX, HIGH for 10GBASE-SR
SFPA_SCLOUTL10J12, pin 5I2C 2-wire serial busMUX in CPLD
SFPA_SDAINOUTN9J12, pin 4
SFPA_TX_DISOUTM9J12, pin 3SFP transmitter disableHIGH disables transmitter
SFPA_TX_FAULTING9J12, pin 2Indicates SFP laser faultHIGH indicates fault
VID0_FMC_VADJOUTE10U1, pin 34FMC_VADJ Voltage select
VID1_FMC_VADJOUTJ7U1, pin 33
VID2_FMC_VADJOUTL5U1, pin 32
VID0INK6S2-1
VID1INN5S2-2
VID2INN4S2-3
FMC_JTAGINL3S2-6Select FMC JTAG portCM0INM3S2-7SoM enable powerCM1INL2S2-8SoM BootmodeCM2INK2S3-1disable SoM pwersequenzing
USR0INK1S3-2FMC VADJ power enablealso if no FMC installed
USB_OCIND9U12, pin 5BUTTONINN6S1Module reset buttonLED1OUTJ5D1user LED
LED2OUTK5D2
LED_D4OUTC2D4Status LEDPHY_LED1OUTD12J9
PHY_LED1ROUTC13J9
PHY_LED2OUTB13J9
PHY_LED2ROUTC12J9
A_00_NINJ10JB1, pin 38SDA IN "three wire" I2C
A_00_PINK10JB1, pin 36SCL IN"three wire" I2C
A_01_NOUTL12JB1, pin 35TX dataRGPIO
A_01_POUTK11JB1, pin 37SDA OUT"three wire" I2C
A_02_NINJ12JB1, pin 41RX CLKRGPIO
A_02_PINK12JB1, pin 39RX dataRGPIO
A_03_NH10JB1, pin 44Module to CPLD communicationcurrently not usedA_03_PJ9JB1, pin 42A_04_NH13JB1, pin 47A_04_PJ13JB1, pin 45A_05_NH8JB1, pin 57A_05_PH9JB1, pin 55
A_06_PING13JB1, pin 51
A_06_NING12JB1, pin 49I2C GPIO MUX 0I2C MUX also used for FireFlys MSEL
A_07INL13JB1, pin 34




Functional Description

Power Management

...