Versions Compared

Old Version 74

changes.mady.by.user John Hartfiel

Saved on

compared with

New Version 75

changes.mady.by.user John Hartfiel

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Scroll Title
anchorTable_SIP_ETH
titleRJ45 connectors

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

PHY U6 pinsB2B-pinNotes
ETH-MDC/ETH-MDIOJB3-49, JB3-51-
PHY_LED0-Connected to GbE MagJack J2 LED0 (green). Also connected to J5-24 (PHY_LED0_CON).
PHY_LED1-Connected to GbE MagJack J2 LED1 (green). Also connected to J5-23 (PHY_LED1_CON).
PHY_INTJB3-33-
CONFIGJB3-60-
CLK125JB3-32PHY Clock (125 MHz) output.
ETH-RSTJB3-53-
RGMIIJB3-31
JB3-37 - JB-44,
JB3-47,
JB3-57 - JB-59

Reduced Gigabit Media Independent Interface.

12 pins

12 pins.

Note

ETH-RXCK is connected via 0Ohm to JB3-31 (R18)and JB3-58 (R19). Usage depends on Module and Xilinx IP restrictions
In case of performance  problems remove 0Ohm resistor from the unused Pin.


SGMII-

Serial Gigabit Media Independent Interface.

Not connected.

MDI-

Media Dependent Interface.

Connected to Gigabit Ethernet MagJack J2.


...