Page History
...
| HTML |
|---|
<!-- General Notes: Designate all graphics and pictures with a number and a description. For example "Figure 1: TE07xx-xx Block Diagram" or "Table 1: Initial delivery state". "Figure x" and "Table x" have to be formatted to bold. --> |
| Scroll Ignore |
|---|
| Scroll pdf ignore | |
|---|---|
Table of Contents
|
...
| # | FTDI Channel A | FTDI Channel B | Pins A to G | Notes | ||
|---|---|---|---|---|---|---|
| 1 | JTAG/SPI (MPSSE) | UART | JTAG, UART | JTAG compatible to Xilinx, Lattice and open-source software that uses FTDI MPPSE | ||
| 2 | JTAG/SPI (MPSSE) | JTAG/SPI (MPSSE) | JTAG, JTAG | Dual JTAG, only Channel A is Xilinx compatible | ||
| 3 | UART | UART | UART, UART | Dual UART | ||
| 4 | I2C | UART | I2C, UART | |||
| 5 | MPSSE | 8x GPIO | ||||
| 6 | UART | 8x GPIO | ||||
| 7 | UART | UART | not used | UART to UART loopback | ||
| 8 | not used | Fast Serial | FTDI 4-wire fast serial adapter, custom EEPROM is needed to enable this mode | |||
| 9 | CPLD update only | not used | user defined | Standalone Module with CPLD and 8 user programmable I/O |
...
| Signal | J2 Pin Name | J2 Pin Name | Signal | ||
|---|---|---|---|---|---|
| GND | 1* | GND | |||
| User Defined | C | A | User Defined | ||
| VIO | VDD 3.3V | ||||
| User Defined | D | B | User Defined | ||
| User Defined | F | E | User Defined | ||
| User Defined | H | G | User Defined / Button (Reset_n) |
...
| FTDI | Signal | Pull up/down | J2 Pin Name | J2 Pin Name | Pull up/down | Signal | FTDI | |||
|---|---|---|---|---|---|---|---|---|---|---|
| GND | - | 1* | - | GND | ||||||
| ADBUS0 | TCK (output from adapter) | C | A | up | UART RXD (input to adapter) | BDBUS1 | ||||
| VIO | - | - | VDD 3.3V | |||||||
| ADBUS2 | TDO (input to adapter) | up | D | B | UART TXD (output from adapter) | BDBUS0 | ||||
| ADBUS1 | TDI (output from adapter) | F | E | down | LED | |||||
| ADBUS3 | TMS (output from adapter) | H | G | up | Button (Reset_n) |
Table 4: Pin header J2 signal assignment with standard configuration firmware. *pin 1 on header J2
...
| FTDI | Signal | Pull up/down | J2 Pin Name | J2 Pin Name | Pull up/down | Signal | FTDI | |||
|---|---|---|---|---|---|---|---|---|---|---|
| GND | - | 1* | - | GND | ||||||
| ADBUS0 | TCK (output from adapter) | C | A | UART TXD (output from adapter) | BDBUS0 | |||||
| VIO | - | - | VDD 3.3V | |||||||
| ADBUS2 | TDO (input to adapter) | up | D | B | up | UART RXD (input to adapter) | BDBUS1 | |||
| ADBUS1 | TDI (output from adapter) | F | E | down | LED | |||||
| ADBUS3 | TMS (output from adapter) | HH | G | up | Button (Reset_n) |
Table 5: Pin header J2 signal assignment with standard, but RXD-TXD swapped configuration firmware. *pin 1 on header J2
...
| FTDI | Signal | Pull up/down | J2 Pin Name | J2 Pin Name | Pull up/down | Signal | FTDI | ||||
|---|---|---|---|---|---|---|---|---|---|---|---|
| GND | - | 1* | - | GND | |||||||
| BDBUS1 | UART RXD (input to adapter) | up | C | A | TCK (output from adapter) | ADBUS0 | |||||
| VIO | - | - | VDD 3.3 V | ||||||||
| BDBUS0 | UART TXD (output from adapter) | D | B | TMS (output from adapter) | ADBUS3 | ||||||
| ADBUS1 | TDI (output from adapter) | F | E | up | TDO (input to adapter) | ADBUS2 | |||||
| not used | H | G | CPLD User LED 'ULED' |
Table 6: Pin header J2 signal assignment with DIPFORTy firmware.
...
Date | Revision | Contributors | Description | ||||||||||||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
|
|
| ||||||||||||||||||||||||||
2018-01-18 | v.37 | John Hartfiel |
| ||||||||||||||||||||||||||
| 2017-11-16 | v.34 | Ali Naseri |
| ||||||||||||||||||||||||||
2017-10-26 | v.27 | John Hartfiel |
| ||||||||||||||||||||||||||
| 2017-10-19 | v.26 | Ali Naseri |
| ||||||||||||||||||||||||||
| -- | all |
|
|
Table 15: Document change history.
...
| Include Page | ||||
|---|---|---|---|---|
|
Overview
Content Tools