Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

RGPIO_EXT External Interface

Communication channel between master and slave interface.


Port NameIODescription
RGPIO_M_CLKoutRGPIO Master Clock
RGPIO_M_RXin

RGPIO Master RXD  

RGPIO_M_TXoutRGPIO Master TXD
Port NameIODescription
RGPIO_S_CLKoutRGPIO Slave Clock
RGPIO_S_RXin

RGPIO Slave RXD  

RGPIO_S_TXoutRGPIO Slave TXD


RGPIO_M_USR Interface

Master user interface to communicate with slave device.

Port NameIODescription
RGPIO_M_OUTout23bit data output to slave device*
RGPIO_M_INin

23bit data input from slave device*

RGPIO_M_RESERVED_OUTout

4bit reserved for future usage

RGPIO_M_RESERVED_INin4bit reserved for future usage
RGPIO_M_SLAVE_ACTIVATION_CODEout4bit activation code from external slave for information only
RGPIO_M_ENABLEinEnable RGPIO communication. High active.
RGPIO_M_USRCLKinRGPIO transmission CLK for master and slave
RGPIO_M_RESET_Nin

RGPIO Reset. Low active.

*currently limited to 23 bit to use IP with CPLD implementations of TE Boards. For general usage, this restriction will be removed on future IP update.

RGPIO_

...

S_USR Interface

Slave user interface to communicate with master device.

Port NameIODescription
RGPIO_S_OUTout23bit  data output to master device*
RGPIO_S_INin

23bit data input from master device*

RGPIO_S_RESERVED_OUTout4bit reserved for future usage
RGPIO_S_RESERVED_INin4bit reserved for future usage
RGPIO_S_MASTER_ACTIVATION_CODEout4bit activation code from external master for information only
RGPIO_S_ENABLEDoutInterface status. 

...