Page History
...
Table 2: General overview of single ended I/O signals connected to pin headers and connectors
FPGA I/O banks
| Bank | VCCIO | I/O's Count | Connected to | Notes |
|---|---|---|---|---|
| 13.3V | 6 | LIS3DH digital motion sensor, U4 | SPI interface, 2 interrupt lines | |
| 4 | 1x6 pin header, J4 | JTAG interface | ||
| 4 | 2 MByte serial configuration memory, U5 | FPGA configuration memory with active serial (AS) x1 interface | ||
| 1 | J2-10, push button S1 | low active reset input | ||
| 23.3V | 9 | 1x14 pin header, J2 | GPIOs (2 I/O's of bank 2 can be pulled-up to 3.3V (4K7 resistors) with 2 I/O's of same Bank or pins can be shared) | 3|
| 3.3V | 8 | LEDs D2 ... D9 | 8 x red user LEDs | |
| 8 | FTDI FT2232H JTAG/UART Adapter, U3 | configurable as GPIO/UART or other serial interfaces | ||
| 1 | push button S2 | user button | ||
| 43.3V | 10 | pin headers J1, J3 | GPIOs | |
| 53.3V | 6 | pin headers J1 | GPIOs | |
| 63.3V | 8 | Pmod connector J6 | GPIOs | |
| 1 | Red LED, D10 | Configuration DONE Led (ON when configuration in progress, OFF when configuration is done) | ||
| 73.3V | 19 | 8 Mbyte SDRAM 166MHz, U2 | 16bit SD-RAM memory interface | |
| 83.3V | 21 | 8 Mbyte SDRAM 166MHz, U2 | 16bit SD-RAM memory interface
Table 3: General overview of FPGA I/O banks
...
Overview
Content Tools