Page History
| HTML |
|---|
<!-- Template Revision 1.6 --> |
| Scroll Only (inline) |
|---|
Online version of this manual and other related documents can be found at https://wiki.trenz-electronic.de/display/PD/SC-CPLD-Firmware |
| Scroll pdf ignore | ||||
|---|---|---|---|---|
Table of contents
|
Overview
CPLD Device with designator U21: LCMX02-256HC
Feature Summary
- JTAG routing
- Boot Mode settings
- Power/Status Management
Firmware Revision and supported PCB Revision
See Document Change History
Product Specification
Port Description
| Name / opt. VHD Name | Direction | Pin | Description |
|---|---|---|---|
| C_TCK | in | 30 | JTAG B2B |
| C_TDI | in | 32 | JTAG B2B |
| C_TDO | out | 1 | JTAG B2B |
| C_TMS | in | 29 | JTAG B2B |
| EN1 | in | 27 | Power Enable from B2B Connector (Positive Enable) / Used only for PGOOD feedback |
| ERR_OUT | in | 4 | PS_ERROR_OUT, see ug1085 |
| ERR_STATUS | in | 5 | PS_ERROR_STATUS, see ug1085 / currently_not_used |
| JTAGEN | in | 26 | Enable JTAG access to CPLD for Firmware update (zero: JTAG routed to module, one: CPLD access) |
| MODE | in | 25 | Boot Mode for Zynq/ZynqMP Devices (Flash or SD) |
| MODE0 | out | 12 | ZynqMP Boot Mode Pin 0 |
| MODE1 | out | 13 | ZynqMP Boot Mode Pin 1 |
| MODE2 | out | 14 | ZynqMP Boot Mode Pin 2 |
| MODE3 | out | 16 | ZynqMP Boot Mode Pin 3 |
| NOSEQ | inout | 23 | usage CPLD Variant depends |
| PGOOD | out | 28 | Module Power Good. |
| PHY_LED1 | in | 17 | ETH PHY LED1 |
| TCK | out | 9 | JTAG ZynqMP |
| TDI | out | 8 | JTAG ZynqMP |
| TDO | in | 10 | JTAG ZynqMP |
| TMS | out | 11 | JTAG ZynqMP |
| X0 | out | 20 | FPGA IO / Firmware Variant |
| X1 | out | 21 | FPGA IO / PHY_LED1 |
Functional Description
JTAG
JTAG signals routed directly through the CPLD to FPGA. Access between CPLD and FPGA can be multiplexed via JTAGEN (logical one for CPLD, logical zero for FPGA) on JM1-89.
Boot Mode
Boot Modes can be selected via B2B Pin Mode. Trenz Electronic provides currently 4 Firmware variants, one for SD/JTAG, one for JTAG/QSPI, one for SD/QSPI and SD/QSPI/JTAG usage.
| Mode | JTAG/QSPI-Variant | SD/JTAG-Variant | SD/QSPI (default Firmware) | SD/QSPI/JTAG |
|---|---|---|---|---|
| low | JTAG | Boot from SD | Boot from SD | JTAG Mode, if NOSEQ* is high otherwise boot from SD |
| high | Boot from Flash | JTAG | Boot from Flash | JTAG Mode, if NOSEQ* is high otherwise boot from Flash |
For other UltraScale+ Boot Modes options custom firmware is needed, see also Table 11.1 Boot Modes from Xilinx UG1085.
| Note |
|---|
A special FSBL is provided on 2017.4 or newer reference designs to write boot image to QSPI with Xilinx tools (Vivado or SDK) on Boot Mode unequal JTAG . |
| Note |
|---|
NOSEQ*: Please check the carrierboard documentation, before using the SD/QSPI/JTAG firmware variant on TE0820. In the most cases special carrier CPLD firmware is needed. |
Power
PGOOD is EN1 and not ER_OUT. There is no additional power management controlled by CPLD.
Internal pullup is used for detection, ER_OUT IO powered by 1.8V. To detect power status, also B2B 1.8V or 3.3V output is usable.
X0/X1 Pin
| Pin | Description |
|---|---|
| X0* | indicate firmware variant and NOSEQ status |
| X1 | PHY_LED1 |
*It's recommended to forward this signal to a carrier LED if status check is needed.
| Firmware Variant | Blink sequence | Condition |
|---|---|---|
| QSPI/JTAG | *ooooooo | if boot mode /= JTAG otherwise const. high if NOSEQ='1' or const low if NOSEQ='0' |
| JTAG/SD | **oooooo | if boot mode /= JTAG otherwise const. high if NOSEQ='1' or const low if NOSEQ='0' |
| QSPI/SD | ****oooo/******** | ****oooo if NOSEQ='1' or ******** if NOSEQ='0' |
| SD/QSPI/JTAG | ***ooooo | if boot mode /= JTAG otherwise const. high if NOSEQ='1' or const low if NOSEQ='0' |
Appx. A: Change History
Revision Changes
- REV02 to REV03
- new Boot Mode variants
- new X0 status blink sequencing
- REV01 to REV02
- Boot Mode variants
- X1
- Remove ERR_STATUS
Document Change History
To get content of older revision got to "Change History" of this page and select older document revision number.
| Date | Document Revision | CPLD Firmware Revision | Supported PCB Revision | Authors | Description | ||||||||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
| REV03 | REV02, REV01 |
|
| ||||||||||||||||||||||
| 2018-01-10 | v.10 | REV02 | REV02, REV01 | John Hartfiel |
| ||||||||||||||||||||||
| 2017-08-21 | v.9 | REV02 | REV02, REV01 | John Hartfiel |
| ||||||||||||||||||||||
| 2017-08-17 | v.8 | REV02 | REV02, REV01 | John Hartfiel |
| ||||||||||||||||||||||
| 2017-06-08 | v.4 | REV01 | REV01 | John Hartfiel |
| ||||||||||||||||||||||
| 2017-03-06 | v.2 | REV01 | REV01 | John Hartfiel |
| ||||||||||||||||||||||
| 2017-03-06 | v.1 | REV01 | REV01 |
|
| ||||||||||||||||||||||
| All |
|
Appx. B: Legal Notices
| Include Page | ||||
|---|---|---|---|---|
|
Overview
Content Tools