Page History

...

• Xilinx Kintex-7 XC7K160T, XC7K325T or XC7K410T FPGA SoC
• Large number of configurable I/Os are provided via HPC FMC connector
  • 4 GTX high-performance transceiver
  • 2x MGT transceiver clock inputs
  • 160 FPGA I/O's (80 LVDS pairs)
• On-board high-efficiency switch-mode DC-DC converters
• Lattice MachXO2 LCMXO2-1200HC System Controller CPLD
• 10x User LEDs
• PCI Express x8 connector with 4 lane PCIe Gen 2 interface
• ANSI Vita 57.1 FMC High Pin Count (HPC) connector
• DDR3 SODIMM SDRAM with ECC socket with 64bit databus width
• 256Mbit (32MByte) Quad SPI Flash memory (for configuration and operation) accessible through:
  • FPGA
  • JTAG port (SPI indirect, bus width x4)
• FPGA configuration through:
  • JTAG connector
  • Quad SPI Flash memory

• Clocking

  • Si5338 programmable quad PLL clock generator - 4 outputs for MGT and PL clocks

  • 200MHz oscillator for DDR3 bank

• System management and power sequencing
  
  

...

For detailed function of the pins and signals, the internal signal assignment and the implemented logic, look to the Wiki reference page of the board's SC CPLD or into its bitstream file.. Table below lists the SC CPLD I/O pins with their default configuration:

...