Versions Compared

Old Version 47

changes.mady.by.user ED

Saved on

compared with

New Version 48

changes.mady.by.user ED

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Page properties
hiddentrue
idComments

Note:
 'Key Features' description: Important components and connector or other Features of the module
→ please sort and indicate assembly options

  • Intel® Intel Cyclone 10 LP [10CL055YU484C8G]
    • Package: UBGA-484
    • Speed Grade: 8 (Slowest)
    • Temperature: 0 °C to 85° C
    • Package compatible device 10CL016, 10CL040, 10CL055, 10CL080 as assembly variant on request is possible
  • 16 MBit (2 MByte) Flash Memory (optional up to 32 MBit (4 MByte))
  • Integrated USB-JTAG Programmer
  • Pin Header Connectors
  • 64 MBit (8 MByte) SDRAM (optional up to 512 MBit (64 MByte))
  • 64 MBit (8 MByte) User Quad-SPI Flash Memory (optioneal optional up to 128 MBit (16 MByte))
  • 64 MBit (8 MByte) HyperRAM (Pseudo SRAM) (optional up to 128 MBit (16 MByte))
  • 2x MAC Address EEPROM
  • 2x Fast Ethernet PHY (10/100 Mbps)
  • 8-Channel, 12-Bit, configurable ADC/DAC
  • D-Sub Connector
  • 2x RJ45 Connector
  • LEDs:
    • Status LEDs, Power LED
    • 13x User LEDs
    • 7-Segment Display
  • Push Buttons:
    • 2x Reset Push Buttons
    • 5x User Push Buttons
  • I/O: 70 GPIO
  • 5 V Power Supply
  • Dimension: 95 mm x 110 mm
  • Others:
    • Reverse Supply Protection
    • Undervoltage/Overvoltage Protection

...

  1. Power Jack, J12
  2. RJ45 Socket, J8...9
  3. D-Sub Connector, J11
  4. Push Button (Reset), S7
  5. Grove Connector, J5
  6. Undervoltage/Overvoltage Protector, U9
  7. 7-Segment LED, D11
  8. 1x6 Pin Header, J4
  9. 1x8 Pin Header, J2...3
  10. 8x User LEDs (Red), D2...9
  11. 5x User LEDs (Red), D13...17
  12. 5x User Push Buttons, S1 - S3...6
  13. Red LED (CONF_DONE), D10
  14. PSRAM Memory, U3
  15. SDRAM Memory, U10
  16. Voltage Regulator, U4 - U7
  17. AD/DA Converter, U2
  18. 6x Pmod Host Socket, P1...6
  19. Intel® Intel Cyclone 10 LP, U1
  20. Serial Configuration Memory, U5
  21. 1x10 Pin Header, J1
  22. EEPROM, U15 - U18 - U20
  23. FTDI USB 2 to JTAG/UART Converter, U14
  24. Micro USB 2.0, J10
  25. Push Button (RST_GPIO), S2
  26. Oscillator, U22
  27. Ethernet PHY, U17 - U19
  28. QSPI Flash Memory, U12

...

Scroll Title
anchorTable_OV_IDS
titleInitial delivery state of programmable devices on the module

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Storage device name

Content

Notes

QSPI Flash (U12)

Not programmed


EEPROM (U15)Programmed

FTDI configurationConfiguration

EEPROM (U18, U20)Not programmedExcept Ethernet MAC
SDRAM (U10)Not programmed


PSRAM (U3)Not programmed
Serial Configuration Memory (U5)Programmed


...

Scroll Title
anchorTable_SIP_SMD
titlePMod Pmod SMD host socket information

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DesignatorSignalsConnected to Notes
P1P1_IO1...8Bank 2
P2P2_IO1...8Bank 2
P3P3_IO1...8Bank 8
P4P4_IO1...8Bank 8
P5P5_IO1...8Bank 7
P6P6_IO1...8Bank 7


...

Scroll Title
anchorTable_OBP_EEPSCM
titleFTDI and EEPROM pin connectionsSerial Configuration Memory

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Configuration Memory PinSignal Schematic NameConnected toNotes
DATA1AS_DATA0U1, Bank 1

DATA0AS_ASDOU1, Bank 1
nCSAS_nCSU1, Bank 1
DCLKAS_DCLK

U1, Bank 1



...

Scroll Title
anchorTable_PWR_PR
titleModule power rails.Power Rails

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
tableStylingconfluence
sortEnabledfalse
cellHighlightingtrue


Connector Designator

VCCIO Schematic Name

Pin VCCDirectionNotes
J12VIN15 VIn
J33.3V2, 43.3 V Out
5V55 V Out
J53.3V33.3 V Out


...

Scroll Title
anchorTable_PWR_BV
titleIntel Cyclone 10 LP bank voltages.

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Bank          

Schematic Name

Voltage

Notes
Bank 1...8VCCIO1...83.3V


...

Scroll Title
anchorTable_RH_HRH
titleHardware Revision History

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
style
widths
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

DateRevisionChangesDocument Link
2018-2-1901----
2018-7-1802
  • Change J5 from SMD Connector to GROVE Connector
  • Change connection of 12 MHz clock from Bank 1 to Bank 6
  • Change connection of I2C SLASDA/SDA SCL from Bank 3 to Bank 6
  • SMA Coaxial Connector J19, J20 not mounted
  • Change connection of CLK_IN/CLK_OUT from Bank 4 to Bank 8
  • Remove DIP Switch S1
  • Add 5 LEDs (redRed)
  • Add 2 Push Buttons
  • Add 64 Mbit QSPI Flash Memory
  • Change SDRAM Memory
  • Remove 10-Bit ADC
  • Remove 10-Bit DAC
  • Add 12-Bit ADC/DAC
  • Remove USB Transceiver
  • Remove 24 MHz Oscillator
  • Remove DIP Switch S2
  • Changed Power Supply Circuit
  • Add 4 Pmod Host Sockets
REV02


...