Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.
Comment: Migration of unmigrated content due to installation of a new plugin

...

Scroll Title
anchorFigure_1
titleFigure 1: TEI0003-02 block diagram
Scroll Ignore

draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramNameTEI0001 block diagram
simpleViewerfalse
widthlinksauto
tbstylehidden
lboxtrue
diagramWidth641
revision7

Scroll Only

...

Scroll Title
anchorFigure_2
titleFigure 2: TEI0003-02 FPGA module
Scroll Ignore

draw.io Diagram
width
borderfalse
viewerToolbartrue
fitWindowfalse
diagramNameTEI0001 main components
simpleViewerfalse
linksauto
tbstylehidden
lboxtrue
diagramWidth641
revision1

Scroll Only

...

The FPGA configuration for Intel MAX 10 FPGAs can be stored through JTAG interface or on the FPGA itself since the Intel MAX 10 FPGA offers non-volatile memory on chip. The FPGA configuration is loaded from the non-volatile memory when the board is powered up.

...

Scroll Title
anchorFigure_3
titleFigure 3: Power Distribution Diagram
Scroll Ignore

draw.io Diagram
width
borderfalse
viewerToolbartrue
fitWindowfalse
diagramNameTEI0003 Power distribution diagram
simpleViewerfalse
linksauto
tbstylehidden
lboxtrue
diagramWidth641
revision2

Scroll Only

...

 Date

Revision

ContributorsDescription

Page info
modified-datemodified-date
dateFormatyyyy-MM-dd
modified-date

Page info
infoTypeCurrent version
dateFormatyyyy-MM-dd
typeFlat

Ali Naseri
  • small corrections

2018-06-29

v.17


Ali Naseri

  • First TRM release

...