...
Scroll Title |
---|
anchor | Figure_1 |
---|
title | Figure 1: TEI0003-02 block diagram |
---|
|
Scroll Ignore |
---|
draw.io Diagram |
---|
border | false |
---|
viewerToolbar | true |
---|
fitWindow | false |
---|
diagramName | TEI0001 block diagram |
---|
simpleViewer | false |
---|
width | links | auto |
---|
tbstyle | hidden |
---|
lbox | true |
---|
diagramWidth | 641 |
---|
revision | 7 |
---|
|
|
Scroll Only |
---|
|
|
...
Scroll Title |
---|
anchor | Figure_2 |
---|
title | Figure 2: TEI0003-02 FPGA module |
---|
|
Scroll Ignore |
---|
draw.io Diagram |
---|
border | false |
---|
viewerToolbar | true |
---|
fitWindow | false |
---|
diagramName | TEI0001 main components |
---|
simpleViewer | false | width |
---|
links | auto |
---|
tbstyle | hidden |
---|
lbox | true |
---|
diagramWidth | 641 |
---|
revision | 1 |
---|
|
|
Scroll Only |
---|
|
|
...
The FPGA configuration for Intel MAX 10 FPGAs can be stored through JTAG interface or on the FPGA itself since the Intel MAX 10 FPGA offers non-volatile memory on chip. The FPGA configuration is loaded from the non-volatile memory when the board is powered up.
...
Scroll Title |
---|
anchor | Figure_3 |
---|
title | Figure 3: Power Distribution Diagram |
---|
|
Scroll Ignore |
---|
draw.io Diagram |
---|
border | false |
---|
viewerToolbar | true |
---|
fitWindow | false |
---|
diagramName | TEI0003 Power distribution diagram |
---|
simpleViewer | false | width |
---|
links | auto |
---|
tbstyle | hidden |
---|
lbox | true |
---|
diagramWidth | 641 |
---|
revision | 2 |
---|
|
|
Scroll Only |
---|
|
|
...
Date | Revision | Contributors | Description |
---|
Page info |
---|
| modified-date | modified-date |
---|
dateFormat | yyyy-MM-dd |
---|
| modified-date |
---|
|
| Page info |
---|
infoType | Current version |
---|
dateFormat | yyyy-MM-dd |
---|
type | Flat |
---|
|
| Ali Naseri | |
| | | |
...