Page History

Note:

• Description of Block Design - Project, Block Design - Platform Designer, ... Block Design Pictures from Export...

#include "socfpga_cyclone5.dtsi"							  

/ {
	model = "Trenz Electronic - TEI0022";
	compatible = "altr,socfpga-cyclone5", "altr,socfpga";

	chosen {
		bootargs = "earlyprintk";
		stdout-path = "serial0:115200n8";
	};

	memory {
		name = "memory";
		device_type = "memory";
		reg = <0x0 0x40000000>;
	};

	aliases {
		ethernet0 = &gmac1;
	};
};

&gpio0 {
	status = "okay";
};

&gpio1 {
	status = "okay";
};

&gpio2 {
	status = "okay";
};

&gmac1 {

#include "socfpga-common-u-boot.dtsi"

&watchdog0 {
	status = "disabled";
};

&mmc {
	u-boot,dm-pre-reloc;
};

&qspi {
	u-boot,dm-pre-reloc;
};

&flash {
	compatible = "jedec,spi-nor";
	u-boot,dm-pre-reloc;

	partition@qspi-boot {
		label = "Flash 0 Raw Data";
		reg = <0x0 0x400000>;
	};
};

&uart0 {
	clock-frequency = <100000000>;
	u-boot,dm-pre-reloc;
};

&porta {
	bank-name = "porta";
};

&portb {
	bank-name = "portb";
};

&portc {
	bank-name = "portc";
};

#include "socfpga_cyclone5.dtsi"

/ {
	model = "Trenz Electronic - TEI0022";
	compatible = "altr,socfpga-cyclone5", "altr,socfpga";

	chosen {
		bootargs = "earlyprintk";
		stdout-path = "serial0:115200n8";
	};

	memory {
		name = "memory";
		device_type = "memory";
		reg = <0x0 0x40000000>;
	};

	aliases {
		ethernet0 = &gmac1;
	};

	regulator_1_8v: 1-8-v-regulator {
		#include "socfpga_cyclone5.dtsi"
#include "dt-bindings/interrupt-controller/irq.h"
#include <dt-bindings/gpio/gpio.h>	

/ {
	chosen {
		bootargs = "earlyprintk";
		stdout-path = "serial0:115200n8";
	};

	axi_dma_clk: axi_dma_clk {
		#clock-cells = <0x0>;
		compatible = "fixed-clock";
		clock-frequency = <100000000>;
		clock-output-names = "axi_dma_clock";
	};

	sys_clk: sys_clk {
		#clock-cells = <0x0>;
		compatible = "fixed-clock";
		clock-frequency = <80000000>;
		clock-output-names = "sys_clock";
	};

	hdmi_pll: hdmi_pll {
		compatible = "altr,altera_iopll-18.1";
		#clock-cells = <1>;
			hdmi_pll_outclk0: hdmi_pll_outclk0 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <148500000>;
			clock-output-names = "hdmi_pll-outclk0";
		}; 
	};

        vdd: regulator-vdd {
                compatible = "regulator-fixed";
                regulator-name = "fixed-supply";
                regulator-min-microvolt = <1800000>;
                regulator-max-microvolt = <1800000>;
                regulator-always-on;
        };

        vdd_3_3: regulator-vdd {
                compatible = "regulator-fixed";
                		regulator-name = "fixed-supply1.8V";
                		regulator-min-microvolt = <3300000><1800000>;
                		regulator-max-microvolt = <3300000><1800000>;
                		regulator-always-on;
        	};

        vref: regulator-vref {
                	regulator_3_3v: 3-3-v-regulator {
		compatible = "regulator-fixed";
                		regulator-name = "fixed-supply3.3V";
                		regulator-min-microvolt = <2500000><3300000>;
                		regulator-max-microvolt = <2500000>;
                regulator-always-on;
        };


	soc {
		i2c1: i2c@ffc05000 {
			status = "okay";
			speed-mode = <0>;
	<3300000>;
		regulator-always-on;
	};

	hdmi_pll: hdmi_pll {
		compatible = "altr,altera_iopll-18.1";
		#clock-cells = <1>;
			hdmi_pll_outclk0: hdmi_pll_outclk0 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <148500000>;
			clock-output-names = "hdmi_pll-outclk0";
		}; 
	};
	
	sys_hps_bridges: bridge@ff200000 {
		compatible = "simple-bus";
		reg = <0xff200000 0x00200000>;
		reg-names = "axi_h2f_lw";
		#address-cells = <1><2>;
			#size-cells = <0><1>;

			adv7511: adv7511@39 {ranges = <0x00000001 0x00001000 0xff201000 0x00000010>,
				compatible = "adi,adv7511";<0x00000001 0x00001010 0xff201010 0x00000010>,
				reg = <0x39>, <0x3f>;<0x00000001 0x00001020 0xff201020 0x00000008>,
				reg-names = "primary", "edid";
<0x00000001 0x00001030 0xff201030 0x00000008>,
				adi,input-depth = <8>;<0x00000001 0x00010000 0xff210000 0x00000800>,
				adi,input-colorspace = "yuv422";
				adi,input-clock = "1x";
				adi,input-style = <1><0x00000001 0x00020000 0xff220000 0x00010000>;

		fpga_sw: fpga-sw@100001000 {
			compatible = "altr,pio-1.0";
				adi,input-justificationreg = "right"<0x00000001 0x00001000 0x00000010>;
				adi,clock-delayinterrupts = <(0)>;
 <0 41 1>;
				avdd-supplyaltr,gpio-bank-width = <&vdd><2>;
				dvdd#gpio-supplycells = <&vdd><2>;
				pvdd-supply = <&vdd>gpio-controller;
				dvdd-3v-supplyinterrupt-cells = <&vdd_3_3><1>;
				bgvdd-supplyinterrupt-controller;
			altr,interrupt-type = <&vdd><2>;
		};

		fpga_led: fpga-led@100001010 {
			statuscompatible = "okayaltr,pio-1.0";

				ports {reg = <0x00000001 0x00001010 0x00000010>;
					#address-cellsaltr,gpio-bank-width = <1><2>;
					#size#gpio-cells = <0><2>;
			gpio-controller;
		};
		
		port@0leds {
						regcompatible = <0>"gpio-leds";

			fpgaled1 {
			adv7511_in: endpoint {	label = "fpga_led1";
							remote-endpointgpios = <&axi_hdmi_out>fpga_led 0 0>;
						};

					}; 
fpgaled2 {
					port@1 {label = "fpga_led2";
						reggpios = <1>;	
	 <&fpga_led 1 0>;
				};

			hpsled1 {
				}; 
label = "hps_led1";
				};gpios = <&portb 24 0>;  /* GPIO 53 */
			};

		sys_hps_bridges: bridge@ff200000	hpsled2 {
				compatiblelabel = "simple-bushps_led2";
				reggpios = <&portb <0xff20000025 0x00200000>;0>;  /* GPIO 54 */
			reg-names = "axi_h2f_lw"};
		};

		#address-cells = <2>;hdmi_axi_dmac: axi-dmac@100010000 {
			#size-cellscompatible = <1>"adi,axi-dmac-1.00.a";
			rangesreg = <0x00000001 0x00001000 0xff201000 0x00000010>,0x00010000 0x00000800>;
				<0x00000001 0x00001010 0xff201010 0x00000010>,#dma-cells = <1>;
				<0x00000001 0x00001020 0xff201020 0x00000008>,interrupt-parent = <&intc>;
				<0x00000001 0x00001030 0xff201030 0x00000008>,interrupts = <0 42 4>;
				<0x00000001clocks 0x00010000 0xff210000 0x00000800>,= <&h2f_usr1_clk>;
				<0x00000001status 0x00020000 0xff220000 0x00010000>= "okay";

			fpga_sw: fpga-sw@100001000adi,channels {
				compatible#size-cells = "altr,pio-1.0"<0>;
				reg#address-cells = <0x00000001 0x00001000 0x00000010>;<1>;

				dma-channel@0 {
				interrupts	reg = <0 41 1><0>;
				altr	adi,gpiosource-bankbus-width = <2><64>;
					#gpio-cellsadi,source-bus-type = <2><0>;
					gpio-controlleradi,destination-bus-width = <64>;
					interrupt-cellsadi,destination-bus-type = <1>;
				interrupt-controller};
				altr,interrupt-type = <IRQ_TYPE_EDGE_BOTH>};
			};


			fpga_ledhdmi_axi_tx: fpgaaxi-hdmi-led@100001010tx@100020000 {
				compatible = "altr,pioadi,axi-hdmi-tx-1.00.0a";
				reg = <0x00000001 0x000010100x00020000 0x00000010>0x10000>;
				altr,gpio-bank-widthdmas = <2> <&hdmi_axi_dmac 0>;
				#gpiodma-cellsnames = <2>;
				gpio-controller;
			};
"video";
			leds {clocks = <&hdmi_pll_outclk0 0>;
				compatiblestatus = "gpio-ledsokay";

				fpgaled0port {
					label = "fpga_led0";axi_hdmi_out: endpoint {
					gpiosremote-endpoint = <&fpga_led 0 1>adv7511_in>;
				};

				fpgaled1 {};
					label = "fpga_led1";
					gpios = <&fpga_led 1 1>;
				};
			};
			
			sysid: sysid@100001020 {
				compatible = "altr,sysid-1.0";
				reg = <0x00000001 0x00001020 0x00000008>;
			};
			
			jtag_uart: jtag-uart@100001030 {
				compatible = "altr,juart-1.0";
				reg = <0x00000001 0x000001030 0x00000008>;
				interrupts = <0 40 4>;
			};

			hdmi_axi_dmac: axi-dmac@100010000 {
				};
	};
};

&mmc {
	status = "okay";
};

&uart0 {
	clock-frequency = <100000000>;
};

&usb1 {
	status = "okay";
	dr_mode = "host";
};

&i2c0 {
	status = "okay";
	speed-mode = <0>;
};

&i2c1 {
	status = "okay";
	speed-mode = <0>;

	adv7511: adv7511@39 {
		compatible = "adi,axi-dmac-1.00.aadv7511";
				reg = <0x00000001 0x00010000 0x00000800><0x39>, <0x3f>;
				#dmareg-cellsnames = <1> "primary", "edid";
				interrupt-parentstatus = <&intc>"okay";

				interruptsadi,input-depth = <0 42 4><8>;
				clocksadi,input-colorspace = <&axi_dma_clk 0>"yuv422";
				statusadi,input-clock = "okay1x";

				adi,channels {input-style = <1>;
					#size-cellsadi,input-justification = <0>"right";
					#address-cellsadi,clock-delay = <1><(0)>;

					dma-channel@0 {
						reg = <0>;
						adi,source-bus-width = <64>;
						adi,source-bus-type = <0>;
						adi,destination-bus-width = <64>;
						adi,destination-bus-typeavdd-supply = <&regulator_1_8v>;
		dvdd-supply = <&regulator_1_8v>;
		pvdd-supply = <&regulator_1_8v>;
		dvdd-3v-supply = <&regulator_3_3v>;
		bgvdd-supply = <&regulator_1_8v>;

		ports {
			#address-cells = <1>;
					};#size-cells = <0>;

				};
port@0 {
				}reg = <0>;


				hdmiadv7511_axi_txin: axi-hdmi-tx@100020000endpoint {
				compatible	remote-endpoint = "adi,axi-hdmi-tx-1.00.a"<&axi_hdmi_out>;
				reg = <0x00000001 0x00020000 0x10000>};
				dmas = <&hdmi_axi_dmac 0>;
	}; 

			dma-names = "video";port@1 {
				clocksreg = <&hdmi_pll_outclk0 0>;<1>;	
				status = "okay"};

				port}; {
	};
			
	axi_hdmi_outadt7410: endpointadt7410@4a {
		compatible = "adt7410";
				remote-endpointreg = <&adv7511_in><0x4a>;
					};

				};
			}eeprom: eeprom@50 {
		compatible = "microchip,24aa02e48","atmel,24c02";
		}reg = <0x50>;
	};
};

&gmac1 {

	#address-cells = <1>;
	#size-cells = <0>;

	status = "okay";
	phy-mode = "rgmii-id";

	ethernet-phy@1 {
		reg = <1>;
		adi,rx-internal-delay-ps = <2000>;
		adi,tx-internal-delay-ps = <2000>;
	};
};

&gpio0 {
	status = "okay";
};

&gpio1 {
	status = "okay";
};

&gpio2 {
	status = "okay";
};