Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Scroll pdf title
titlePower supply options diagram
Image Removed

Image Added

 

1.2 V, 2.5 V and 3.3 V voltage rails are provided by corresponding step-down regulator DC/DC converters, each one capable of providing up to 3 A of output current. These three regulators are synchronized to switch with 120° phase lag, to improve EMC, and to reduce input ripple. The synchronization circuit can be omitted in cost sensitive applications (please contact Trenz Electronic).
Power supply inputs and outputs are made available at B2B connectors JM4 and JM5 for user applications.

...

Scroll pdf title
titleOn-board power rails summary.

power-rail
name

nominal
voltage (V)

maximum
current (A)

power
source

system
supply

user
supply

Vb2b

4.0 to 7.0

4.0

(4 pin × 1.0 A/pin)

JM5

module

-

Vusb

5.0

0.5

J1

module

-

Vsup

4.0 to 7.0

< 0.5

Vusb

3 × DC/DC

DC/DC sync

power-fail

JM5 (≤1.0 A)

< 4

Vb2b

3.3V

3.3

3.0

Vsup

â-º

â–º DC/DC

module

JM4 (≤1.0 A)

JM5 (≤1.0 A)

2.5V

2.5

3.0

Vsup

â-º

â–º DC/DC

DDR SDRAM

JM5 (≤1.0 A)

1.2V

1.2

3.0

Vsup

â-º

â–º DC/DC

VCCINT

JM5 (≤1.0 A)

VCCAUX

2.5

0.3

3.3V

â-º

â–º LDO

VCCAUX

JM4 (≤1.0 A)

3.3

< 3.0

3.3V

VCCCIO0

2.5

< 3.0

2.5V

VCCO
(bank 0)

JM4 (≤1.0 A)

3.3

< 3.0

3.3V

JM4 (≤1.0 A)

1.10 to 3.60

2.0

(2 pin × 1.0 A/pin)

JM4

(30 + 44)

JM4

(30 / 44)


If resistors R9 and R11 are populated and R12 is not populated, then TE0320 is power supplied through JM5 (B2B connector).

Scroll pdf title
titleAssembly combination for power supply through JM5.
Image Removed

Image Added


If resistors R9 and R11 are not populated and R12 is populated, then TE0320 is power supplied through J1 (USB bus).

Scroll pdf title
titleAssembly combination for power supply through J1.
Image Removed

Image Added

Warning

Any other assembly combination of R9, R11 and R12 is not allowed.

...

    1. if inductor L2 is not populated and the low-noise low drop-out regulator U6 is populated, VCCAUX power rail is supplied with its nominal voltage of 2.5 V. This is the recommended option for noise-sensitive circuitry such as clocking and timing infrastructures.  

      Scroll pdf title
      titleAssembly option for VCCAUX = 2.5 V (bottom view).
      Image Removed

      Image Added


    2. if the ferrite bead L2 is populated and U6 is not populated, the 3.3V power rail is simply filtered to generate VCCAUX power rail. This is the recommended option for cost-sensitive applications. In this case
    • ensure the noise level on power rail VCCUAX is suitable to your application;
    • avoid the connection of noise sources to power rail VCCUAX.

      Scroll pdf title
      titleAssembly option for VCCAUX = 3.3 V (bottom view).
      Image Removed

      Image Added

      Warning

      Any other assembly combination of L2 and U6 is not allowed.

...

    1. if resistor R131 is not populated and R132 is populated, VCCCIO0 power rail is set to power rail 2.5V (nominal voltage = 2.5 V).

      Scroll pdf title
      titleAssembly option for VCCIO0= 2.5 V (bottom view).

      Image RemovedImage Added

      Note

      Pins 30 and 44 of JM4 are power supply inputs in this case.

       

    2. if resistor R131 is populated and R132 is not populated, VCCCIO0 power rail is set to power rail 3.3V (nominal voltage = 3.3 V). This is the default.

      Scroll pdf title
      titleAssembly option for VCCCIO0 = 3.3 V (bottom view).

      Image RemovedImage Added

      Note

      Pins 30 and 44 of JM4 are power supply outputs in this case.

    3. if both resistors R131 and R132 are not populated, VCCCIO0 power can be supplied through pins 30 and 44 of B2B connector JM4.

      Scroll pdf title
      titleAssembly option for VCCAUX = off (bottom view)

      Image RemovedImage Added

      Note

      Pins 30 and 44 of JM4 are power supply outputs in this case.

       

      Warning
      Assembly option where both R131 and R132 are populated is not allowed.

...

Scroll pdf title
titlePower-on reset with fixed delay time of 200 ms
Image Removed

Image Added

After this delay, the /RESET line is reset high and the FPGA configuration can start.

...

Scroll pdf title
titleReset assertion on power drop with fixed delay time of 200 ms.
Image Removed

Image Added

Power-on Reset

TE0320 integrates a power-fail comparator which can be used for low-battery detection, power-fail warning, or for monitoring Vsup power rail.

...