Versions Compared
Key
- This line was added.
- This line was removed.
- Formatting was changed.
Custom_table_size_100 |
---|
Overview
Scroll Ignore | ||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||
Page properties | ||||
---|---|---|---|---|
| ||||
Notes :
|
Refer to http://trenz.org/teg2000-info for the current online version of this manual and other available documentation.
This page describes briefly how to generate the fpga configuration file (Bitstream/cfg file) from the blink-example and how to program the FPGA. For a more detailed description of the tools follow the Quick start section of colognechip ug1002.
Key Features
Page properties | ||||
---|---|---|---|---|
| ||||
Notes :
|
Excerpt |
---|
|
Revision History
Page properties | ||||
---|---|---|---|---|
| ||||
Notes :
|
Scroll Title | ||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||||
|
Release Notes and Know Issues
Page properties | ||||
---|---|---|---|---|
| ||||
Notes :
|
Scroll Title | ||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||||
|
Requirements
Software
Page properties | ||||
---|---|---|---|---|
| ||||
Notes :
|
Scroll Title | ||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||||
|
Hardware
Page properties | ||||
---|---|---|---|---|
| ||||
Notes :
|
Design supports following modules:
Scroll Title | ||||||||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||||||||||||
*used as reference |
Design supports following carriers:
Scroll Title | ||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||
*used as reference |
Additional HW Requirements:
Content
Page properties | ||||
---|---|---|---|---|
| ||||
Notes :
|
Design Sources
Scroll Title | |||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| |||||||||||||||||||
*used as reference |
Content
Page properties | ||||
---|---|---|---|---|
| ||||
Notes :
|
|
Prebuilt
Page properties | ||||||||||||||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||||||||||||||||||
Notes :
| DS
| Design sources
| ||||||||||||||||||||||||||||||||||||||
Toolchain | <project folder>\bin | script-based tools for synthesis, implementation, bitfile generation and programming | ||||||||||||||||||||||||||||||||||||||
fpga project | <project folder>\workspace\blink\log <project folder>\workspace\blink\net <project folder>\workspace\blink\sim <project folder>\workspace\blink\src | .bat scripts can be used for synthesis & implementation & programming |
Additional Sources
anchor | Table_ADS |
---|---|
title-alignment | center |
title | Additional design sources |
|
Prebuilt
Page properties | ||||
---|---|---|---|---|
| ||||
Notes :
|
Scroll Title | ||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||
| File with description to generate Bin-File | |||||||||||||||||||||||
BIN-File | *.bin | Flash Configuration File with Boot-Image (Zynq-FPGAs) | ||||||||||||||||||||||
BIT-File | *.bit | FPGA (PL Part) Configuration File | ||||||||||||||||||||||
Boot Script-File | *.scr | Distro Boot Script file |
ccf | FPGA pin constraint for pin-location, naming, input-output setting etc. | |
Design source-files | *.v , *.vhd | hdl design files describing the fpga functional description and I/O signals |
Config File | *.cfg | Config File Data for FPGA. Comments included. |
BIT |
-File | *. |
Debian SD-Image
*.img
Debian Image for SD-Card
MCS-File
*.mcs
Flash Configuration File with Boot-Image (MicroBlaze or FPGA part only)
MMI-File
*.mmi
File with BRAM-Location to generate MCS or BIT-File with *.elf content (MicroBlaze only)
SREC-File
*.srec
Converted Software Application for MicroBlaze Processor Systems
anchor | Table_PF |
---|---|
title-alignment | center |
title | Prebuilt files (only on ZIP with prebuilt content) |
File
File-Extension
Description
Download
Page properties | ||||
---|---|---|---|---|
| ||||
|
Reference Design is available on:
Design Flow & Launch
scroll-pdf | true |
---|---|
scroll-office | true |
scroll-chm | true |
scroll-docbook | true |
scroll-eclipsehelp | true |
scroll-epub | true |
scroll-html | true |
|
Download
Page properties | ||||
---|---|---|---|---|
| ||||
|
Reference Design is available on:
It contains the tools, the example project blink and several other sample projects(those are not documented here).
Design Flow & Launch
Scroll Ignore | ||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||
Page properties | ||||
---|---|---|---|---|
| ||||
Notes :
|
- After downloading the test design go into the directory <project folder>\workspace\blink\
- On Windows you can now run the *.bat scripts.
- Run synth.bat
- Run impl.bat
- Connect the Board (TEG2000 + TE0703 carrier) to power and USB, see Getting started.
- Run flash.bat to program the on-board qspi flash
- Press reset, the green LED D2 should be blinking
System Design
Scroll Ignore | ||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||
Page properties | ||||
---|---|---|---|---|
| ||||
Note:
|
HDL Sources
The design source files exist in verilog and in vhdl.
Code Block | ||||
---|---|---|---|---|
| ||||
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity blink is
port (
clk : in std_logic;
rst : in std_logic;
led : out std_logic
);
end entity;
architecture rtl of blink is
component CC_PLL is
generic (
REF_CLK : string; -- reference input in MHz
OUT_CLK : string; -- pll output frequency in MHz
PERF_MD : string; -- LOWPOWER, ECONOMY, SPEED
LOW_JITTER : integer; -- 0: disable, 1: enable low jitter mode
CI_FILTER_CONST : integer; -- optional CI filter constant
CP_FILTER_CONST : integer -- optional CP filter constant
);
port (
CLK_REF : in std_logic;
USR_CLK_REF : in std_logic;
CLK_FEEDBACK : in std_logic;
USR_LOCKED_STDY_RST : in std_logic;
USR_PLL_LOCKED_STDY : out std_logic;
USR_PLL_LOCKED : out std_logic;
CLK0 : out std_logic;
CLK90 : out std_logic;
CLK180 : out std_logic;
CLK270 : out std_logic;
CLK_REF_OUT : out std_logic
);
end component;
signal clk0 : std_logic;
signal counter : unsigned(26 downto 0);
begin
socket_pll : CC_PLL
generic map (
REF_CLK => "10.0",
OUT_CLK => "100.0",
PERF_MD => "ECONOMY",
LOW_JITTER => 1,
CI_FILTER_CONST => 2,
CP_FILTER_CONST => 4
)
port map (
CLK_REF => clk,
USR_CLK_REF => '0',
CLK_FEEDBACK => '0',
USR_LOCKED_STDY_RST => '0',
USR_PLL_LOCKED_STDY => open,
USR_PLL_LOCKED => open,
CLK0 => clk0,
CLK90 => open,
CLK180 => open,
CLK270 => open,
CLK_REF_OUT => open
);
process(clk0)
begin
if rising_edge(clk0) then
if rst = '0' then
counter <= (others => '0');
else
counter <= counter + 1;
end if;
end if;
end process;
led <= counter(26);
end architecture;
|
Page properties | ||||
---|---|---|---|---|
| ||||
Notes :
|
- After downloading the test design go into the directory <project folder>\workspace\blink\
- On Windows you can now run the *.bat scripts.
- Run synth2.bat
- Run impl.bat
- Connect the Board (TEG2000 + TE0703 carrier) to power and USB, see Getting started.
- Run flash.bat to program the on-board qspi flash
- Press reset, the green LED D2 should be blinking
System Design
Scroll Ignore | ||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||
Page properties | ||||||||||||||
| ||||||||||||||
Note: Description of Block Design, Constrains... BD Pictures from Export... |
Constraints
Basic module constraints
Code Block | ||||
---|---|---|---|---|
| ||||
## blink.ccf # # Date: 2022-10-21 # # Format: # <pin-direction> "<pin-name>" Loc = "<pin-location>" | <opt.-constraints>; # # Additional constraints can be appended using the pipe symbol. # Files are read line by line. Text after the hash symbol is ignored. # # Available pin directions: # # Pin_in # defines an input pin # Pin_out # defines an output pin # Pin_inout # defines a bidirectional pin # # Available pin constraints: # # SCHMITT_TRIGGER={true,false} # enables or disables schmitt trigger (hysteresis) option # PULLUP={true,false} # enables or disables I/O pullup resistor of nominal 50kOhm # PULLDOWN={true,false} # enables or disables I/O pulldown resistor of nominal 50kOhm # KEEPER={true,false} # enables or disables I/O keeper option # SLEW={slow,fast} # sets slew rate to slow or fast # DRIVE={3,6,9,12} # sets output drive strength to 3mA..12mA # DELAY_OBF={0..15} # adds an additional delay of n * nominal 50ps to output signal # DELAY_IBF={0..15} # adds an additional delay of n * nominal 50ps to input signal # FF_IBF={true,false} # enables or disables placing of FF in input buffer, if possible # FF_OBF={true,false} # enables or disables placing of FF in output buffer, if possible # LVDS_BOOST={true,false} # enables increased LVDS output current of 6.4mA (default: 3.2mA) # LVDS_TERM={true,false} # enables on-chip LVDS termination resistor of nominal 100Ohm, in output mode only # # Global IO constraints can be set with the default_GPIO statement. It can be # overwritten by individual settings for specific GPIOs, e.g.: # default_GPIO | DRIVE=3; # sets all output strengths to 3mA, unless overwritten # Pin_in "clk" Loc = "IO_SB_A8" | SCHMITT_TRIGGER=true; Pin_in "rst" Loc = "IO_EB_B0"; # SW3 Pin_out "led" Loc = "IO_SB_B4"; # D1 |
Additional Software
Scroll Ignore | ||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||
No additional software is needed.
App. A: Change History and Legal Notices
Scroll Ignore | ||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||
Document Change History
To get content of older revision go to "Change History" of this page and select older document revision number.
Page properties | ||||
---|---|---|---|---|
| ||||
|
Scroll Title | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Legal Notices
Include Page | ||||
---|---|---|---|---|
|
Scroll Only | ||
---|---|---|
|
Scroll pdf ignore | ||||||
---|---|---|---|---|---|---|
|