HTML |
---|
<!-- Template Revision 1.36 --> |
Scroll Only (inline) |
---|
Online version of this manual and other related documents can be found at https://wiki.trenz-electronic.de/display/PD/SC-CPLD-Firmware |
Scroll pdf ignore | ||||
---|---|---|---|---|
Table of contents
|
CPLD Device with designator U3: LCMX02-256HC
...
Name / opt. VHD Name | Direction | Pin | Description |
---|---|---|---|
3.3V / PG_SENSE | in | 25 | Power Sense |
DONE | in | 28 | FPGA Done Pin |
EN1 | in | 11 | Enable Pin From B2B |
F_TCK | out | 17 | JTAG from/to FPGA |
F_TDI | out | 23 | JTAG from/to FPGA |
F_TDO | in | 9 | JTAG from/to FPGA |
F_TMS | out | 10 | JTAG from/to FPGA |
FPGA_IO1 | in | 21 | FPGA Pin |
FPGA_IO2 | 20 | / currently_not_used | |
FTDI_RESET_N | out | 5 | USB FTDI Reset |
JTAGEN | in | 26 | Switch JTAG between CPLD and FPGA (logical one for CPLD, logical zero for FPGA) |
MODE | in | 13 | / currently_not_used |
NOSEQ | inout | 14 | / currently_not_used |
PG_DDR_PWR | in | 4 | Power Good from DDR |
PGOOD | out | 12 | Power Good to B2B |
PROG_B | out | 27 | FPGA PROG_B |
RESIN | in | 16 | Reset Pin From B2B |
SYSLED1 | out | 8 | LED (Green) |
TCK | in | 30 | JTAG from/to B2B |
TDI | in | 32 | JTAG from/to B2B |
TDO | out | 1 | JTAG from/to B2B |
TMS | in | 29 | JTAG from/to B2B |
...
Power Good Pin is zero, if RESIN, EN1, PG_SENSE or PG_DDR_PWR are low, else high impedance. EN1 is also used to enable 1V Power (connected directly outside of the CPLD).
PROG_B is on if Power Good is high.PROG_B is on if Power Good is highset to one, if power is good.
FTDI_RESET_N is set to one, if power is good.
LED | Description |
---|---|
SYSLED1 (Green LED D1) | ON when RESIN=0, else FGPIO1 when DONE=1 else Blinking |
...
To get content of older revision got to "Change History" of this page and select older document revision number.
HTML |
---|
<!--
Generate new entry:
1:add new row below first
2:Copy Page Information Macro(date+user) Preview, Page Information Macro Preview, CPLD/PCB(or update)to the empty row
3.Update Metadate =Page Information Macro Preview+1
--> |
Date | Document Revision | CPLD Firmware Revision | Supported PCB Revision | Authors | Description | ||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
| REV01 | REV01 |
| document style update | ||||||||||||||||||||||
2017-03-08 | v.7 | REV01 | REV01 | John Hartfiel | Revision 01 finished | ||||||||||||||||||||||
2017-03-06 | v.1 | REV01 | REV01 |
| Initial release | ||||||||||||||||||||||
All |
|
Include Page | ||||
---|---|---|---|---|
|
...