Page History
Scroll Ignore |
---|
Download PDF Version version of this Documentdocument. |
Scroll pdf ignore | |
---|---|
Table of Contents
|
Overview
The Trenz Electronic TE0725 is a low cost small-sized FPGA module integrating a Xilinx Artix-7 (15-100T) and 32 MByte Flash memory for configuration and operation.
Scroll Only (inline) |
---|
Refer to |
...
http:// |
...
trenz |
...
. |
...
org/te0725-info for online version of this manual and the |
...
rest |
...
of available |
...
documentation of the product. |
...
Key Features
...
Xilinx Artix-7
...
Block Diagram
XC7A35T (A15 to A100T)
Commercial Temperature Grade (Industrial on Request)
32 MByte Flash Memory
2 x 50 Pin Headers with 2,54mm Pitch, Ideal for Breadboard Use
- 87 IOs (42 + 42 + 3)
- 100 MHz System Clock
- I2C EEPROM
3.3V Single Power Supply with On-Board Voltage Regulators
Size 73 x 35 mm
JTAG/UART Connector
2 LED's
- Optional HyperRAM (8 to 32 MByte)
- Optional POF Fiber Optical Adapter (125/250 Mbps)
Block Diagram
draw.io Diagram | ||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
Page break |
---|
Main Components
...
Note that on the images below, that there is no POF transceiver, HyperRAM, no 50-pin headers and no JTAG/UART header installed on the module.
The 2 x 50 pin headers with a 2,54mm standard pitch are perfect for breadboard or low cost dual PCB design.
...
...
...
Bottom View
.
- Xilinx Artix-7 FPGA, U1
- 32-MByte Flash Memorymemory, U7
- Enpirion EN6347 4A PowerSoC DC-DC Step Down Converterstep down converter, U10
- Enpirion EN5311 1A PowerSoC Synchronous Buck Regulator With Integrated Inductorsynchronous buck regulator with integrated inductor, U11
- POF Tranceiver Placeholdertransceiver placeholder, U8
- 50-pin placeholder for breadboard connectionconnector, J1
- 50-pin placeholder for breadboard connectionconnector, J2
- JTAG/UART connector, JB1
- Green LED D2(SYSLED) and Red red LED D3(DONE)
- 16K x 8 (128-Kbit) Serial serial EEPROM, U2
- Ultralow Supply-Current Voltage Monitor With Optional Watchdog, U9
Key Features
...
Xilinx Artix-7 XC7A35T (A15 to A100T)
...
Commercial Temperature Grade (Industrial on Request)
...
32 MByte Flash Memory
...
2 x 50 Pin Headers with 2,54mm Pitch, Ideal for Breadboard Use
...
3.3V Single Power Supply with On-Board Voltage Regulators
...
Size 73 x 35 mm
...
JTAG/UART Connector
...
2 LED's
...
- Low-noise, high PSRR, RF, 200-mA low-dropout linear regulator, U9
- Ultra-low supply-current voltage monitor with optional watchdog, U6
- Cypress S27KS0641 64-Mbit (8-MByte) HyperRAM™ self-refresh DRAM, U4
...
Signals, Interfaces and Pins
I/O Banks
Bank | VCCIO | B2B I/O | Notes |
---|---|---|---|
0 | 3.3V | 0 | JTAG |
14 | 3.3V | 0 (3) | 3 I/O in XMOD-JTAG - for use as UART |
15 | 1.8V | 0 | used for optional hyper RAM |
16 | 2.5V | 0 | used for optional optical fiber tranceivertransceiver |
34 | User select | 42 | 0R resistor option to select 3.3V |
35 | User select | 42 | 0R resistor option to select 3.3V |
POF Transceiver
...
AFBR-59F2Z
...
JTAG Interface
JTAG access to the Xilinx Artix-7 device is provided through connector JB1.
Signal | Pin Number |
---|---|
TCK | JB1: -4 |
TDO | JB1: -8 |
TDI | JB1: -10 |
TMS | JB1: 12-12 |
JTAGVREF(VIO) | JB1-6 |
GND | JB1-1, JB1-2 |
Connector JB1 (2 x 6 pin Headerheader) is directly compatible to with XMOD JTAG Adapter adapter TE0790. This adapter can be inserted from top onto the TE0725, if JB1 is fitted with male pin header. Optionally JB1 can be fitted with pin header from bottom, in that case the JTAG cable connector must be on the base board. When using XMOD-JTAG in JB1 then additionally USB UART is usable, and the push-button on XMOD works as configuration reset.
Recommended TE0790 (XMOD) DIP-switch settings :
- S2-1: ON
- S2-2: OFF
- S2-3: OFF
- S2-4: OFF
When using XMOD-JTAG please check the switch settings on XMOD to be sure the power and I/O reference are supplied correctly. TE0790 can be in some cases used to power up TE0725 (other TE0790 DIP settings), however this is not recommended. TE0790-01 can not supply enough power for TE0725 (LED may blink but the module is not operating properly, especially in case of larger and more sophisticated designs).
POF Transceiver
Model | Bitrate MB/s | Notes |
---|---|---|
AFBR-59F2Z | 250 |
On-board LED's
LED | Color | FPGA | Notes | |
---|---|---|---|---|
D2 | greenGreen | M16 | ||
D3 | redRed | DONE | Active Lowlow |
Connectors
All connectors are are for 100mil headers, all connector locations are in 100 mil grid.
LED | Color | FPGA | Notes | |
---|---|---|---|---|
D2 | greenGreen | M16 | ||
D3 | redRed | DONE | Active Lowlow |
Power and Power-On Sequence
For startup, a To power-up a module, power supply with minimum current capability of 1A is recommended.
There is no specific or special power-on sequence, single power source is needed as VIN, rest of the sequence is automatic.
Power Supply
Power Supply
TE0725 needs one single power supply with nominal of 3.3VSingle 3.3V Power supply required.
Power Consumption
FPGA | Design | Typical Power, 25C ambient |
---|---|---|
A35T | not Not configured | TBD* |
A35T | LED Blinkyblinking | 170mW (typical) |
A100T | not Not configured | TBD* |
*TBD - To Be Determined.
Actual power consumption depends on the FPGA design and ambient temperature.
Power-On Sequence
There is no specific or special power-on sequence, single power source is needed as VIN, rest of the sequence is automatic.
Variants Currently In Production
Trenz shop TE0725 overview page | |
---|---|
English page | German page |
Technical Specifications
Absolute Maximum Ratings
Parameter | Min | Max | Units |
---|
Notes
Reference document |
---|
3.3V supply voltage | -0.1 | 3.6 | V |
HR I/O |
banks supply voltage (VCCO) | -0.5 | 3.6 | V |
Xilinx datasheet DS181 |
HR I/O banks input voltage |
-0.4 | VCCO |
Voltage on Module JTAG pins
-0.4
V
+ 0.55 | V |
Xilinx datasheet DS181 |
Storage Temperature | -40 | +85 |
°C |
Recommended Operating Conditions
Parameter | Min | Max | Units |
---|
Reference document | |||
---|---|---|---|
VIN supply voltage | 3.135 | 3.45 | V |
HR I/O banks supply voltage (VCCO) | 1.14 | 3.465 | V |
Xilinx datasheet DS181 |
HR I/O banks input voltage |
-0.20 | VCCO + 0.20 | V |
Xilinx datasheet DS181 |
3.3V CONFIG Bank Option
Operating Temperature | 0 | +85 | °C |
Note |
---|
Please check Xilinx datasheet DS181 for complete list of absolute maximum and recommended operating ratings for the Artix-7 device (DS181).. |
Page break |
---|
Physical Dimensions
Please note that two different units are used on the figures below, SI system millimetermillimeters (mm) and imperial system thousandth thousandths of an inch(mil). This is because of the 100mil pin headers used, see also explanation below. To convert mil's mils to millimeters and vice versa use formula 100mil's = 2,54mm.
...
...
...
Bottom View
Measurements and placement of the connectors and mounting holes. All 100 mil pin headers are in 100 mil grid, the M3 mounting holes are in 50 mil grid aligned to the centers of the 100mil headers. The module is symmetrical, turning it 180 degrees will keep all I/O and Power pins in both 50 pin headers in compatible places.
Page break |
---|
Operating Temperature Ranges
Commercial grade modules
All parts are conform to at least commercial temperature range of 0°C to +70°C.
...
The module operating temperature range depends on customer design and cooling solution. Please contact us for options.
Weight
...
.
...
...
Revision History
Hardware Revision History
Date | Revision | Notes | PCN | Documentation |
---|
Link |
---|
2016-12-09 |
03 |
Prototypes
Second production release | Click to see PCN | TE0725-03 |
- | 02 | First production release |
TE0725 |
-02 |
- |
01 | Prototypes |
Hardware revision number is printed on the PCB board together with the module model number separated by the dash.
Document Change History
Date | Revision | Contributors | Description | ||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
|
|
| ||||||||||||||||||||||||||
2021-09-02 | v.66 | John Hartfiel |
| ||||||||||||||||||||||||||
2021-02-11 | v.65 | John Hartfiel |
| ||||||||||||||||||||||||||
2017-06-07 | v.60 | Jan Kumann |
| ||||||||||||||||||||||||||
2017-01-27 | v.57 | Jan Kumann |
| ||||||||||||||||||||||||||
2017-01-12 | v.46 | Jan Kumann |
| ||||||||||||||||||||||||||
2016-12- | 0915 | Thorsten Trenz |
| REV03
| |||||||||||||||||||||||||
2016-12-09 | v.40 | Jan Kumann |
| Hardware REV02 Block Diagram added||||||||||||||||||||||||||
2016-12-02 | v.1 | Antti Lukats |
|
Disclaimer
Include Page | ||||
---|---|---|---|---|
|