Page History

Page properties

hidden	true
id	Comments

Design Name always "TE Series Name" + Design name, for example "TEI0006 Test Board"

Date	Version	Changes	Author
2022-06-15	2.2	add 'QSPI-Boot mode' add 'Get prebuilt boot binaries' changed SD-Boot mode chapter 'Device Tree' chapter expanded	TD
2022-04-21	2.1	update to 21.x	TD
2022-02-28	2.0	add yocto to Overview → Key Features Overview → Requirements Design Flow Launch add section 'Software Design - Yocto'	TD
2021-06-15	1.2	table of content view template history placed a horizontal separation line under each chapter heading replaced <design name> by <project folder> changed title-alignment for tables from left to center update 19.x to 20.x	JH,TD
2020-11-24	1.1	add fix table of content add table size as macro	JH
--	1.0	--	--

Custom_table_size_100

Page properties

hidden	true
id	Comments

Important General Note:

Export PDF to download, if quartus revision is changed!

Designate all graphics and pictures with a number and a description, Use "Scroll Title" macro

Use "Scroll Title" macro for pictures and table labels. Figure number must be set manually at the moment (automatically enumeration is planned by scrollPDF)

Figure template (note: inner scroll ignore/only only with drawIO object):

Scroll Title

anchor	Figure_xyz
title	Text

Scroll Ignore
Create DrawIO object here: Attention if you copy from other page, use

Scroll Only
image link to the generate DrawIO PNG file of this page. This is a workaround until scroll pdf export bug is fixed

Table template:
- Layout macro can be use for landscape of large tables
- Set column width manually(can be used for small tables to fit over whole page) or leave empty (automatically)
Scroll Title
anchor Table_xyz
title Text
Scroll Table Layout
orientation portrait
sortDirection ASC
repeatTableHeaders default
style
widths
sortByColumn 1
sortEnabled false
cellHighlighting true
Example Comment
1 2

...

Overview

Scroll Ignore

scroll-pdf	true
scroll-office	true
scroll-chm	true
scroll-docbook	true
scroll-eclipsehelp	true
scroll-epub	true
scroll-html	true

Page properties

hidden	true
id	Comments

Notes :

short description of the design
Short Link of "Scroll only" macro:
- Use short link the Wiki Resource page, for example: http://trenz.org/tei0006-info
- List of available short links: https://wiki.trenz-electronic.de/display/CON/Redirects

Refer to http://trenz.org/tei0022-info for the current online version of this manual and other available documentation.

Key Features

Page properties

hidden	true
id	Comments

Notes :

Add basic key futures, which can be tested with the design

Excerpt
Quartus 20Prime Lite 21.1 Intel SoC FPGA EDS Standard Edition 20.1 Lite Yocto SD UART ETH USB I2C QSPI HDMI MAC from EEPROM DDR3 memory User LED

Revision History

Page properties

hidden	true
id	Comments

Notes:

add every update file on the download
add design changes on description

Scroll Title

anchor	Table_DRH
title-alignment	center
title	Design Revision History

Scroll Table Layout

orientation	portrait
sortDirection	ASC
repeatTableHeaders	default
style
widths
sortByColumn	1
sortEnabled	false
cellHighlighting	true

Date	Quartus	Project Built	Authors	Description
2022-

02

06-

03

15

20.1

21.1 Lite

TEI0022-test_board_noprebuilt-quartus_

20

21.1.

1

0-

20220203152427

20220615163042.zip

TEI0022-test_board-quartus_

20

21.1.

1

0-

20220203153430

20220615163226.zip

Thomas Dück

initial release

Release Notes and Know Issues

update to Quartus Prime Lite 21.1
bugfixes

2022-04-26

20.1.1 Lite

TEI0022-test_board_noprebuilt-quartus_20.1.1-20220426153812.zip

TEI0022-test_board-quartus_20.1.1-20220426153922.zip

Thomas Dück

add lock_avalon_base_address command to qsys source files

2022-02-03

20.1.1 Lite

TEI0022-test_board_noprebuilt-quartus_20.1.1-20220203152427.zip

TEI0022-test_board-quartus_20.1.1-20220203153430.zip

Thomas Dück

initial release

Release Notes and Know Issues

Page properties

hidden	true
id	Comments

Notes:

add known Design issues and general notes for the current revision

Page properties

hidden	true
id	Comments

Notes :

add known Design issues and general notes for the current revision
do not delete known issue, add fixed version time stamp if issue fixed

Scroll Title

anchor	Table_KI
title-alignment	center
title	Known Issues

Scroll Table Layout

orientation	portrait
sortDirection	ASC
repeatTableHeaders	default
style
widths
sortByColumn	1
sortEnabled	false
cellHighlighting	true

Issues	Description	Workaround	To be fixed version
No known issues	---	---	---

Requirements

Software

Page properties

hidden	true
id	Comments

Notes :

list of software which was used to generate the design

Scroll Title

anchor	Table_SW
title-alignment	center
title	Software

Scroll Table Layout

orientation	portrait
sortDirection	ASC
repeatTableHeaders	default
sortByColumn	1
sortEnabled	false
cellHighlighting	true

Software	Version	Note
Quartus Prime Lite	20.121.1	needed
Intel SoC FPGA EDS Standard Edition	20.1	needed
Yocto	dunfell	optional (more information: Yocto KICKstart#Used source files)

Hardware

Page properties

hidden	true
id	Comments

Notes :

list of hardware which was used to generate the design
mark the module and carrier board, which was used tested with an ^*

Complete List is available on <project folder>/board_files/*_board_files.csv

Design supports following modules:

Scroll Title

anchor	Table_HWM
title-alignment	center
title	Hardware Modules

Scroll Table Layout

orientation	portrait
sortDirection	ASC
repeatTableHeaders	default
style
widths
sortByColumn	1
sortEnabled	false
cellHighlighting	true

Module Model	Board Part Short Name	Yocto Machine Name	PCB Revision Support	DDR	QSPI Flash	EMMC	Others	Notes
TEI0022-03*	A5_C8_2GB	tei0022-a5-c8-2gb	REV03	2GB	32MB	--	--	--

^*used as reference

Design supports following carriers:

Scroll Title

anchor	Table_HWC
title-alignment	center
title	Hardware Carrier

Scroll Table Layout

orientation	portrait
sortDirection	ASC
repeatTableHeaders	default
style
widths
sortByColumn	1
sortEnabled	false
cellHighlighting	true

Carrier Model	Notes
---

^*used as reference

Additional HW Requirements:

Scroll Title

anchor	Table_AHW
title-alignment	center
title	Additional Hardware

Scroll Table Layout

orientation	portrait
sortDirection	ASC
repeatTableHeaders	default
style
widths
sortByColumn	1
sortEnabled	false
cellHighlighting	true

Additional Hardware	Notes
USB cable for JTAG/UART	Check Carrier Board and Programmer for correct type
Monitor	tested with DELL U2412M
Keyboard	--
Mouse	--
HDMI cable	--
RJ45 ethernet cable	--

^*used as reference

Content

Page properties

hidden	true
id	Comments

Notes :

content of the zip file

For general structure and usage of the reference design, see Project Delivery - Intel devices

Design Sources

Scroll Title

anchor	Table_DS
title-alignment	center
title	Design sources

Scroll Table Layout

orientation	portrait
sortDirection	ASC
repeatTableHeaders	default
sortByColumn	1
sortEnabled	false
cellHighlighting	true

software

<project folder>/source_files/<Board Part Short Name>/software

Type

Location

Notes

Quartus

<project folder>/source_files/quartus

<project folder>/source_files/<Board Part Short Name>/quartus

Quartus project will be generated by TE Scripts

optional, source files for specific assembly variants

Software

Yocto

<project folder>/source_files/os/

Additional software will be generated by TE Scripts

optional, source files for specific assembly variants

yocto

Yocto

<project folder>/source_files/os/yocto

Yocto BSP layer template for linux

Prebuilt

Page properties

hidden	true
id	Comments

Notes :

prebuilt files

Template Table:

Scroll Title

anchor	Table_PF
title-alignment	center
title	Prebuilt files (only on ZIP with prebult content)

Scroll Table Layout

orientation	portrait
sortDirection	ASC
repeatTableHeaders	default
style
widths
sortByColumn	1
sortEnabled	false
cellHighlighting	true

File	File-Extension	Description
SOPC Information File	*.sopcinfo	File with description of the .qsys file to create software for the target hardware
SRAM Object File	*.sof	Ram configuration file
Programmer Object File	*.pof	FPGA configuration file
JTAG Indirect Configuration file	*.jic	Flash configuration file
Raw binary file	*.rbf	FPGA configuration file
Diverse Reports	---	Report files in different formats
Software-Application-File	*.elf	Software application for NIOS II processor system
Device Tree	*.dtb	Device tree blob
SFP-File	*.sfp	Boot image with SPL (Secondary Program Loader)
BIN-File	*.bin	Image with linux kernel and ram disk
CONF-File	*.conf	Boot configuration file (extlinux.conf)
Yocto linux image	*.wic	Linux image for SD card

Scroll Title

anchor	Table_PF
title-alignment	center
title	Prebuilt files (only on ZIP with prebult content)

Scroll Table Layout

sortDirection
orientation	portrait

Scroll Title

anchor	Table_PF
title-alignment	center
title	Prebuilt files (only on ZIP with prebult content)

Scroll Table Layout

orientation	portrait
sortDirection	ASC
repeatTableHeaders	default
style
widths
sortByColumn	1
sortEnabled	false
cellHighlighting	true

File	File-Extension	Description
SOPC Information File	*.sopcinfo	File with description of the .qsys file to create software for the target hardware
SRAM Object File	*.sof	Ram configuration file
Raw binary file	*.rbf	FPGA configuration file
Diverse Reports	---	Report files in different formats
Yocto linux imageDevice Tree	*.wic	Linux image for SD card

Download

dtb	Device tree blob
SFP-File	*.sfp	Boot image with SPL (Secondary Program Loader)
BIN-File	*.bin	Image with linux kernel and ram disk
CONF-File	*.conf	Boot configuration file (extlinux.conf)

Download

Reference Design Reference Design is only usable with the specified Quartus version. Do never use different versions of Quartus software for the same project.

Page properties

hidden	true
id	Comments

Important set new Quartus version link on every Design update of new Quartus version!
Set Link to download folder (Remove ../de/.. ../en/.. from url) for example: https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/6x8/TEI0006/Reference_Design/20.4/test_board

Reference Design is available on:

TEI0022 "Test Board" Reference Design

Design Flow

Scroll Ignore

scroll-pdf	true
scroll-office	true
scroll-chm	true
scroll-docbook	true
scroll-eclipsehelp	true
scroll-epub	true
scroll-html	true

Page properties

hidden	true
id	Comments

Notes :

Basic Design Steps
Add/ Remove project specific description

Note
Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first launch.

Trenz Electronic provides a tcl based built environment based on Quartus Design Flow.

Launch

Scroll Ignore

Page properties

hidden	true
id	Comments

Note:

Programming and Startup procedure

Programming

Note
Check Module and Carrier TRMs for proper HW configuration before you try any design.

SD-Boot mode

Follow the steps described in Yocto KICKstart#Copy image to SD card to copy the generated linux image to the SD card.
Set Boot Mode to SD-Boot.
- see module TRM for correct settings
Insert SD-Card in SD-Slot.

QSPI

Not used on this example.

JTAG

Not used on this example.

Usage

Prepare HW like described on section Programming
Connect UART USB (most cases same as JTAG)
Power on PCB

UART

Get prebuilt boot binaries

Note
Reference Design is also available with prebuilt files. It's recommended to use TE prebuilt files for first launch.

Run create_project_win.cmd/create_project_linux.sh
Select Module in 'Board selection'
Click on 'Export prebuilt files' button
1. Folder <project folder>/_binaries_<Article Name> with subfolder boot_linux will be generated and opened

QSPI-Boot mode

Option for u-boot-with-spl.sfp on QSPI flash and zimage-initramfs-<Yocto Machine Name>.bin, <Yocto Machine Name>.dtb, soc_system.rbf and extlinux/extlinux.conf on SD card

Use files from "<project folder>\_binaries_<Article Name>\boot_linux" from generated binary folder,see: #Get prebuilt boot binaries

Set JTAGSEL0 and JTAGSEL1 to Cyclone V HPS access
- see TEI0022 TRM#Micro USB Connector (JTAG) for correct settings
ConnectJTAG (USB connector J13) and power on carrier with module
Open path/to/intelFPGA_lite/21.1/embedded/Embedded_Command_Shell.bat ( Win OS)/path/to/intelFPGA_lite/21.1/embedded/embedded_command_shell.sh (Linux OS) from Intel SoC FPGA EDS
Run following commands:

Open Serial Console (e.g. PuTTY)
select COM Port
Info
Win OS: see device manager
Linux OS: see dmesg | grep tty (UART is *USB1)
Speed: 115200
Press reset button
Linux Console:
Login data:
Info
Note: Wait until Linux boot finished
Code Block
theme Midnight
linenumbers true
Username: root Password: root
You can use Linux shell now.
Code Block
theme Midnight
linenumbers true
i2cdetect
quartus_hps -
y
c 1 -
r
o
1
pv -a
(check I2C 1 Bus) udhcpc (ETH0 check) lsusb (USB check)

Monitor

0x0 path/to/_binaries_<Article Name>/boot_linux/u-boot-with-spl.sfp

Copy zimage-initramfs-<Yocto Machine Name>.bin, <Yocto Machine Name>.dtb, soc_system.rbf and the extlinux folder from path/to/_binaries_<Article Name>/boot_linux/ to SD card
Set Boot Mode to QSPI-Boot and insert the SD card in the SD-Slot
see TEI0022 TRM#Configuration Signals for correct settings

SD-Boot mode

Prepare SD card as follows for SD-Boot
Run following command to get the device name of the SD card (e.g. /dev/sdx):
Code Block
theme Midnight
linenumbers true
lsblk

Insert SD card in the SD card reader, unmount and erase it
Connect the Monitor to HDMI
Connect the Mouse+Keyboard to USB
Press reset button
If yocto default rootfs is used, the linux console is displayed:
Login data:
Info
Note: Wait until Linux boot finished
Code Block
theme Midnight
linenumbers true
Username: root Password: root
You can use Linux shell now.
Code Block
theme Midnight
linenumbers true
i2cdetectsudo -y -r 1 (check I2C 1 Bus) udhcpc (ETH0 check) lsusb (USB check)
[optional] Ubuntu/Debian desktop will be started automatically (for more information see #Rootfs)

System Design - Quartus

Scroll Ignore
Page properties
hidden true
id Comments
Note:
Description of Block Design - Project, Block Design - Platform Designer, ... Block Design Pictures from Export...
Block Design
The block designs may differ depending on the assembly variant.
Scroll Title
anchor Figure_BD
title-alignment center
title Block Design - Project
Image Removed
Scroll Title
anchor Figure_BD
title-alignment center
title Block Design - Platform Desginer
Image Removed
HPS Interfaces
Activated interfaces:
TypeNoteDDR--EMAC1--QSPI--SDMMC--USB1--UART0--I2C0--I2C1--GPIO35connected to ETH PHY_INT pinGPIO42connected to USB_RST pinGPIO43connected to ETH_RST pinGPIO48connected to CPU_GPIO_0 pinGPIO53connected to LED_HPS_1 pinGPIO54connected to LED_HPS_2 pinGPIO55connected to CPU_GPIO_3 pinGPIO56connected to CPU_GPIO_2 pinGPIO57connected to USER_BTN_HPS pinGPIO58connected to CPU_GPIO_1 pinGPIO61connected to CPU_GPIO_4 pin
umount /dev/sdx sudo sfdisk --delete /dev/sdx

Create required partitions on the SD card (partition 1: 50MB, FAT32 / partition 2: 2MB, a2)
Code Block
theme Midnight
linenumbers true
echo -e ',50M,c\n,2M,a2' | sudo sfdisk /dev/sdb --force sudo mkfs.vfat -F 32 -n boot /dev/sdb1

Copy the u-boot file to partition 2 of the SD card
Code Block
theme Midnight
linenumbers true
sudo dd if=path/to/_binaries_<Article Name>/boot_linux/u-boot-with-spl.sfp of=/dev/sdb2 bs=1M seek=0 sync

Copy zimage-initramfs-<Yocto Machine Name>.bin, <Yocto Machine Name>.dtb, soc_system.rbf and the extlinux folder from path/to/_binaries_<Article Name>/boot_linux/ via file manager to the partition 1 (named 'boot') on SD card.
Set Boot Mode to SD-Boot.
see TEI0022 TRM#Configuration Signals for correct settings
Insert SD-Card in the SD-Slot.
JTAG
Not used on this example.
Usage
Prepare HW like described on section #Programming
Connect UART USB (USB connector J5)
Connect your board to the network
Power on PCB
UART
Open Serial Console (e.g. PuTTY)
select COM Port
Info
Win OS: see device manager
Linux OS: see dmesg | grep tty (UART is *USB1)

Speed: 115200
Press reset button
Linux Console:
Login data:
Info
Note: Wait until Linux boot finished

Code Block
theme Midnight
linenumbers true
Username: root Password: root

You can use Linux shell now.
Code Block
theme Midnight
linenumbers true
#check I2C 1 Bus i2cdetect -y -r 1 #ETH0 check udhcpc #USB check lsusb #toggle leds (state= 0 or 1 / led_name= hps_led1, hps_led2, fpga_led1, fpga_led2) echo <state> > /sys/class/leds/<led_name>/brightness #check temperature (Unit: millidegree Celsius) cat /sys/class/hwmon/hwmon0/device/temp1_input

Monitor
Connect the Monitor to HDMI
Connect the Mouse+Keyboard to USB
Press reset button
The linux console is displayed:
Login data:
Info
Note: Wait until Linux boot finished

Code Block
theme Midnight
linenumbers true
Username: root Password: root

You can use Linux shell now.
Code Block
theme Midnight
linenumbers true
#check I2C 1 Bus i2cdetect -y -r 1 #ETH0 check udhcpc #USB check lsusb #toggle leds (state= 0 or 1 / led_name= hps_led1, hps_led2, fpga_led1, fpga_led2) echo <state> > /sys/class/leds/<led_name>/brightness #check temperature (Unit: millidegree Celsius) cat /sys/class/hwmon/hwmon0/device/temp1_input

[optional] Ubuntu/Debian desktop will be started automatically (for more information see #Rootfs)
System Design - Quartus
Scroll Ignore

Page properties
hidden true
id Comments
Note:
Description of Block Design - Project, Block Design - Platform Designer, ... Block Design Pictures from Export...
Block Design
The block designs may differ depending on the assembly variant.
Scroll Title
anchor Figure_BD
title-alignment center
title Block Design - Project
Image Added

Scroll Title
anchor Figure_BD
title-alignment center
title Block Design - Platform Desginer
Image Added
HPS Interfaces
Activated interfaces:
Type Note
DDR --
EMAC1 --
QSPI --
SDMMC --
USB1 --
UART0 --
I2C0 --
I2C1 --
GPIO35 connected to ETH PHY_INT pin
GPIO42 connected to USB_RST pin
GPIO43 connected to ETH_RST pin
GPIO48 connected to CPU_GPIO_0 pin
GPIO53 connected to LED_HPS_1 pin
GPIO54 connected to LED_HPS_2 pin
GPIO55 connected to CPU_GPIO_3 pin
GPIO56 connected to CPU_GPIO_2 pin
GPIO57 connected to USER_BTN_HPS pin
GPIO58 connected to CPU_GPIO_1 pin
GPIO61 connected to CPU_GPIO_4 pin

Software Design - Yocto
Scroll Ignore
For Yocto installation and project creation, follow instructions from:
Yocto KICKstart
Create a custom BSP layer for Intel SoC or FPGA
Create debian/ubuntu rootfs - Intel devices
U-Boot
Start with Create a custom BSP layer for Intel SoC or FPGA#Configure u-boot
File location: meta-tei0022/recipes-bsp/u-boot/
Changes:
select tei0022 board
# CONFIG_TARGET_SOCFPGA_CYCLONE5_SOCDK is not set
CONFIG_TARGET_TEI0022=y
configure bootcommand (load soc_system.rbf file into the FPGA
CONFIG_BOOTCOMMAND="load mmc 0:1 $loadaddr soc_system.rbf; fpga load 0 $loadaddr $filesize; bridge enable; run distro_bootcmd"
enable misc_init_r function (need to call TE_read_eeprom_mac function)
CONFIG_MISC_INIT_R=y
CONFIG_MISC=y
MAC from eeprom together with uboot:
CONFIG_I2C_EEPROM=y
CONFIG_SYS_I2C_EEPROM_ADDR=0x50
CONFIG_SYS_I2C_EEPROM_BUS=1
CONFIG_SYS_EEPROM_SIZE=256
CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=0
CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=0
CONFIG_SYS_I2C_EEPROM_ADDR_LEN=1
CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0
configure eth
CONFIG_PHYLIB=y
CONFIG_NETDEVICES=y
CONFIG_RGMII=y
# CONFIG_MII is not set
select device tree
CONFIG_DEFAULT_DEVICE_TREE="tei0022_<Board Part Short Name>"
CONFIG_DEFAULT_FDT_FILE="tei0022_<Board Part Short Name>.dtb"
Device Tree
U-boot Device Tree
Code Block
language js
title Excerpts from test_board/os/yocto/meta-tei0022/recipes-bsp/u-boot/files/tei0022_<Board_Part_Short_Name>/dts/tei0022_<Board_Part_Short_Name>.dts
#include "socfpga_cyclone5.dtsi" / { model = "Trenz Electronic - TEI0022"; compatible = "altr,socfpga-cyclone5", "altr,socfpga"; chosen { bootargs = "earlyprintk"; stdout-path = "serial0:115200n8"; }; memory { name = "memory"; device_type = "memory"; reg = <0x0 0x40000000>; }; aliases { ethernet0 = &gmac1; }; }; &gpio0 { status = "okay"; }; &gpio1 { status = "okay"; }; &gpio2 { status = "okay"; }; &gmac1 { #address-cells = <1>; #size-cells = <0>; status = "okay"; phy-mode = "rgmii"; ethernet-phy@1 { reg = <1>; adi,rx-internal-delay-ps = <2000>; adi,tx-internal-delay-ps = <2000>; }; }; &i2c1 { status = "okay"; clock-frequency = <100000>; eeprom: eeprom@50 { compatible = "microchip,24aa02e48","atmel,24c02"; reg = <0x50>; }; }; &uart0 { clock-frequency = <100000000>; }; &mmc0 { status = "okay"; }; &qspi { status = "okay"; flash: mt25ql256a@0 { #address-cells = <1>; #size-cells = <1>; compatible = "jedec,spi-nor"; reg = <0>; spi-max-frequency = <100000000>; m25p,fast-read; cdns,page-size = <256>; cdns,block-size = <16>; cdns,read-delay = <4>; cdns,tshsl-ns = <50>; cdns,tsd2d-ns = <50>; cdns,tchsh-ns = <4>; cdns,tslch-ns = <4>; partition@qspi-boot { label = "Flash 0 Raw Data"; reg = <0x0 0x400000>; }; }; };
Software Design - Yocto
Scroll Ignore
For Yocto installation and project creation, follow instructions from:
Yocto KICKstart
Create a custom BSP layer for Intel SoC or FPGA
U-Boot
Start with Create a custom BSP layer for Intel SoC or FPGA#Configure u-boot
File location: meta-tei0022/recipes-bsp/u-boot/
Changes:
select tei0022 board
# CONFIG_TARGET_SOCFPGA_CYCLONE5_SOCDK is not set
CONFIG_TARGET_TEI0022=y
configure bootcommand (load soc_system.rbf file into the FPGA
CONFIG_BOOTCOMMAND="load mmc 0:1 $loadaddr soc_system.rbf; fpga load 0 $loadaddr $filesize; bridge enable; run distro_bootcmd"
enable misc_init_r function (need to call TE_read_eeprom_mac function)
CONFIG_MISC_INIT_R=y
CONFIG_MISC=y
MAC from eeprom together with uboot:
CONFIG_I2C_EEPROM=y
CONFIG_SYS_I2C_EEPROM_ADDR=0x50
CONFIG_SYS_I2C_EEPROM_BUS=1
CONFIG_SYS_EEPROM_SIZE=256
CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=0
CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=0
CONFIG_SYS_I2C_EEPROM_ADDR_LEN=1
CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0
configure eth
CONFIG_PHYLIB=y
CONFIG_NETDEVICES=y
CONFIG_RGMII=y
# CONFIG_MII is not set
select device tree
CONFIG_DEFAULT_DEVICE_TREE="tei0022_<Board Part Short Name>"
CONFIG_DEFAULT_FDT_FILE="tei0022_<Board Part Short Name>.dtb"
Device Tree
Code Block
language js
title Excerpts from test_board/os/yocto/meta-tei0022/recipes-bsp/u-boot/files/tei0022_<Board_Part_Short_Name>/dts/tei0022_<Board_Part_Short_Name>.dts
#include "socfpga_cyclone5.dtsi" #include "dt-bindings/interrupt-controller/irq.h" #include <dt-bindings/gpio/gpio.h> / { chosen { bootargs = "earlyprintk"; stdout-path = "serial0:115200n8"; }; axi_dma_clk: axi_dma_clk { #clock-cells = <0x0>; compatible = "fixed-clock"; clock-frequency = <100000000>; clock-output-names = "axi_dma_clock"; }; sys_clk: sys_clk { #clock-cells = <0x0>; compatible = "fixed-clock"; clock-frequency = <80000000>; clock-output-names = "sys_clock"; }; hdmi_pll: hdmi_pll { compatible = "altr,altera_iopll-18.1"; #clock-cells = <1>; hdmi_pll_outclk0: hdmi_pll_outclk0 { compatible = "fixed-clock"; #clock-cells = <0>; clock-frequency = <148500000>; clock-output-names = "hdmi_pll-outclk0"; }; }; vdd: regulator-vdd { compatible = "regulator-fixed"; regulator-name = "fixed-supply"; regulator-min-microvolt = <1800000>; regulator-max-microvolt = <1800000>; regulator-always-on; }; vdd_3_3: regulator-vdd { compatible = "regulator-fixed"; regulator-name = "fixed-supply"; regulator-min-microvolt = <3300000>; regulator-max-microvolt = <3300000>; regulator-always-on; }; vref: regulator-vref { compatible = "regulator-fixed"; regulator-name = "fixed-supply"; regulator-min-microvolt = <2500000>; regulator-max-microvolt = <2500000>; regulator-always-on; }; soc { i2c1: i2c@ffc05000 { status = "okay"; speed-mode = <0>; #address-cells = <1>; #size-cells = <0>; adv7511: adv7511@39 { compatible = "adi,adv7511"; reg = <0x39>, <0x3f>; reg-names = "primary", "edid"; adi,input-depth = <8>; adi,input-colorspace = "yuv422"; adi,input-clock = "1x"; adi,input-style = <1>; adi,input-justification = "right"; adi,clock-delay = <(0)>; avdd-supply = <&vdd>; dvdd-supply = <&vdd>; pvdd-supply = <&vdd>; dvdd-3v-supply = <&vdd_3_3>; bgvdd-supply = <&vdd>; status = "okay"; ports { #address-cells = <1>; #size-cells = <0>; port@0 { reg = <0>; adv7511_in: endpoint { remote-endpoint = <&axi_hdmi_out>; }; }; port@1 { reg = <1>; }; }; }; }; sys_hps_bridges: bridge@ff200000 { compatible = "simple-bus"; reg = <0xff200000 0x00200000>; reg-names = "axi_h2f_lw"; #address-cells = <2>; #size-cells = <1>; ranges = <0x00000001 0x00001000 0xff201000 0x00000010>, <0x00000001 0x00001010 0xff201010 0x00000010>, <0x00000001 0x00001020 0xff201020 0x00000008>, <0x00000001 0x00001030 0xff201030 0x00000008>, <0x00000001 0x00010000 0xff210000 0x00000800>, <0x00000001 0x00020000 0xff220000 0x00010000>; jtag_uart: jtag-uart@100001030 { compatible = "altr,juart-1.0"; reg = <0x00000001 0x000001030 0x00000008>; interrupts = <0 40 4>; }; sysid: sysid@100001020 { compatible = "altr,sysid-1.0"; reg = <0x00000001 0x00001020 0x00000008>; }; fpga_sw: fpga-sw@100001000 { compatible = "altr,pio-1.0"; reg = <0x00000001 0x00001000 0x00000010>; interrupts = <0 41 1>; altr,gpio-bank-width = <2>; #gpio-cells = <2>; gpio-controller; interrupt-cells = <1>; interrupt-controller; altr,interrupt-type = <IRQ_TYPE_EDGE_BOTH>; }; fpga_led: fpga-led@100001010 { compatible = "altr,pio-1.0"; reg = <0x00000001 0x00001010 0x00000010>; altr,gpio-bank-width = <2>; #gpio-cells = <2>; gpio-controller; }; leds { compatible = "gpio-leds"; fpgaled0 { label = "fpga_led0"; gpios = <&fpga_led 0 1>; }; fpgaled1 { label = "fpga_led1"; gpios = <&fpga_led 1 1>; }; }; hdmi_axi_dmac: axi-dmac@100010000 { compatible = "adi,axi-dmac-1.00.a"; reg = <0x00000001 0x00010000 0x00000800>; #dma-cells = <1>; interrupt-parent = <&intc>; interrupts = <0 42 4>; clocks = <&axi_dma_clk 0>; status = "okay"; adi,channels { #size-cells = <0>; #address-cells = <1>; dma-channel@0 { reg = <0>; adi,source-bus-width = <64>; adi,source-bus-type = <0>; adi,destination-bus-width = <64>; adi,destination-bus-type = <1>; }; }; }; hdmi_axi_tx: axi-hdmi-tx@100020000 { compatible = "adi,axi-hdmi-tx-1.00.a"; reg = <0x00000001 0x00020000 0x10000>; dmas = <&hdmi_axi_dmac 0>; dma-names = "video"; clocks = <&hdmi_pll_outclk0 0>; status = "okay"; port { axi_hdmi_out: endpoint { remote-endpoint = <&adv7511_in>; }; }; }; }; }; }; &gmac1 { #address-cells = <1>; #size-cells = <0>; status = "okay"; phy-mode = "rgmii"; ethernet-phy@1 { reg = <1>; adi,rx-internal-delay-ps = <2000>; adi,tx-internal-delay-ps = <2000>; }; }; &i2c1 { status = "okay"; clock-frequency = <100000>; eeprom: eeprom@50 { compatible = "atmel,24c08"; reg = <0x50>; }; };

Code Block
language js
title Excerpts from test_board/os/yocto/meta-tei0022/recipes-kernelbsp/linuxu-boot/files/tei0022_<Board_Part_Short_Name>/dts/tei0022_<Board_Part_Short_Name>-u-boot.dtsdtsi
#include "socfpga_cyclone5.dtsi" #include "dt-bindings/interrupt-controller/irq.h" #include <dt-bindings/gpio/gpio.h> /-common-u-boot.dtsi" &watchdog0 { chosen { bootargs status = "earlyprintkdisabled"; }; &mmc { stdout-pathu-boot,dm-pre-reloc; }; &qspi { u-boot,dm-pre-reloc; }; &flash { compatible = "serial0:115200n8jedec,spi-nor"; }; axi_dma_clk: axi_dma_clk u-boot,dm-pre-reloc; partition@qspi-boot { #clock-cellslabel = <0x0> "Flash 0 Raw Data"; compatiblereg = "fixed-clock" <0x0 0x400000>; }; }; &uart0 { clock-frequency = <100000000>; clock-output-names = "axi_dma_clock"; u-boot,dm-pre-reloc; }; sys_clk: sys_clk&porta { #clockbank-cellsname = <0x0>; compatible"porta"; }; &portb { bank-name = "fixed-clock"; clock-frequency = <80000000>; clock-output-namesportb"; }; &portc { bank-name = "sys_clockportc"; };
Kernel Device Tree
Code Block
language js
title Excerpts from test_board/os/yocto/meta-tei0022/recipes-kernel/linux/files/dts/tei0022_<Board_Part_Short_Name>.dts
#include "socfpga_cyclone5.dtsi" / { model = "Trenz Electronic - TEI0022"; compatible = "altr,socfpga-cyclone5", "altr,socfpga"; chosen { bootargs = "earlyprintk"; stdout-path = "serial0:115200n8"; }; memory { name = "memory"; device_type = "memory"; reg = <0x0 0x40000000>; hdmi_pll: hdmi_pll { compatible = "altr,altera_iopll-18.1"; #clock-cells = <1>; hdmi_pll_outclk0: hdmi_pll_outclk0 { compatible = "fixed-clock"; #clock-cells = <0>; clock-frequency = <148500000>; clock-output-names = "hdmi_pll-outclk0"; }; }; aliases { ethernet0 vdd: regulator-vdd { = &gmac1; }; regulator_1_8v: 1-8-v-regulator { compatible = "regulator-fixed"; regulator-name = "fixed-supply1.8V"; regulator-min-microvolt = <1800000>; regulator-max-microvolt = <1800000>; regulator-always-on; }; vdd_3_3: regulator-vdd { regulator_3_3v: 3-3-v-regulator { compatible = "regulator-fixed"; regulator-name = "fixed-supply3.3V"; regulator-min-microvolt = <3300000>; regulator-max-microvolt = <3300000>; regulator-always-on; ; }; vref: regulator-vref { hdmi_pll: hdmi_pll { compatible = "regulator-fixedaltr,altera_iopll-18.1"; #clock-cells = <1>; hdmi_pll_outclk0: regulator-namehdmi_pll_outclk0 { compatible = "fixed-supplyclock"; #clock-cells = <0>; clock-frequency regulator-min-microvolt = <2500000>; regulator-max-microvolt = <2500000>; regulator-always-on; }; soc { i2c1: i2c@ffc05000 { status = "okay"; speed-mode = <0>; #address-cells = <1>; #size-cells = <0>; adv7511: adv7511@39 { = <148500000>; clock-output-names = "hdmi_pll-outclk0"; }; }; sys_hps_bridges: bridge@ff200000 { compatible = "simple-bus"; reg = <0xff200000 0x00200000>; reg-names = "axi_h2f_lw"; #address-cells = <2>; #size-cells = <1>; ranges = <0x00000001 0x00001000 0xff201000 0x00000010>, <0x00000001 0x00001010 0xff201010 0x00000010>, <0x00000001 0x00001020 0xff201020 0x00000008>, <0x00000001 0x00001030 0xff201030 0x00000008>, <0x00000001 0x00010000 0xff210000 0x00000800>, <0x00000001 0x00020000 0xff220000 0x00010000>; fpga_sw: fpga-sw@100001000 { compatible = "adi,adv7511altr,pio-1.0"; reg = <0x00000001 <0x39>,0x00001000 <0x3f>0x00000010>; reg-namesinterrupts = "primary", "edid"<0 41 1>; adialtr,input-depth = <8>; adi,input-colorspacegpio-bank-width = "yuv422"<2>; adi,input-clock#gpio-cells = "1x"<2>; adi,input-stylegpio-controller; interrupt-cells = <1>; adi,input-justificationinterrupt-controller; altr,interrupt-type = "right"<2>; }; adi,clock-delay = <(0)>; fpga_led: fpga-led@100001010 { compatible = "altr,pio-1.0"; avdd-supplyreg = <&vdd> <0x00000001 0x00001010 0x00000010>; dvdd-supplyaltr,gpio-bank-width = <&vdd><2>; pvdd#gpio-supplycells = <&vdd><2>; dvdd-3v-supply = <&vdd_3_3> gpio-controller; }; bgvdd-supply = <&vdd>; leds { statuscompatible = "okaygpio-leds"; portsfpgaled1 { #address-cellslabel = <1>"fpga_led1"; #size-cellsgpios = <0>; <&fpga_led 0 0>; }; fpgaled2 { port@0 {label = "fpga_led2"; reggpios = <0> <&fpga_led 1 0>; }; adv7511_in: endpointhpsled1 { remote-endpointlabel = <&axi_hdmi_out>"hps_led1"; }; gpios = <&portb 24 0>; /* GPIO 53 */ }; port@1hpsled2 { reglabel = <1>; }"hps_led2"; }; gpios = <&portb 25 0>; /* GPIO 54 */ }; }; syshdmi_hpsaxi_bridgesdmac: bridge@ff200000axi-dmac@100010000 { compatible = "simple-busadi,axi-dmac-1.00.a"; reg = <0xff200000 0x00200000>; reg-names = "axi_h2f_lw"<0x00000001 0x00010000 0x00000800>; #address#dma-cells = <2><1>; #sizeinterrupt-cellsparent = <1><&intc>; rangesinterrupts = <0x00000001<0 0x00001000 0xff201000 0x00000010>,42 4>; <0x00000001clocks 0x00001010 0xff201010 0x00000010>,= <&h2f_usr1_clk>; <0x00000001status 0x00001020 0xff201020 0x00000008>,= "okay"; <0x00000001 0x00001030 0xff201030 0x00000008>,adi,channels { <0x00000001#size-cells 0x00010000 0xff210000 0x00000800>,= <0>; <0x00000001#address-cells 0x00020000= 0xff220000 0x00010000><1>; fpga_sw: fpga-sw@100001000dma-channel@0 { compatible reg = "altr,pio-1.0"; reg = <0x00000001 0x00001000 0x00000010><0>; adi,source-bus-width = <64>; interrupts adi,source-bus-type = <0 41 1><0>; altradi,gpiodestination-bankbus-width = <2><64>; #gpio-cellsadi,destination-bus-type = <2><1>; }; gpio-controller }; }; interrupt-cells = <1>hdmi_axi_tx: axi-hdmi-tx@100020000 { compatible = "adi,axi-hdmi-tx-1.00.a"; interrupt-controllerreg = <0x00000001 0x00020000 0x10000>; altr,interrupt-typedmas = <IRQ<&hdmi_TYPE_EDGE_BOTH>axi_dmac 0>; }; dma-names = "video"; fpga_led: fpga-led@100001010 {clocks = <&hdmi_pll_outclk0 0>; compatiblestatus = "altr,pio-1.0okay"; reg = <0x00000001 0x00001010 0x00000010>;port { altr,gpio-bank-width = <2>;axi_hdmi_out: endpoint { #gpio remote-cellsendpoint = <2><&adv7511_in>; gpio-controller}; }; leds}; }; }; &mmc { compatiblestatus = "gpio-leds"okay"; }; fpgaled0&uart0 { clock-frequency = <100000000>; }; &usb1 { labelstatus = "fpga_led0okay"; gpios = <&fpga_led 0 1>; dr_mode = "host"; }; fpgaled1&i2c0 { labelstatus = "fpga_led1okay"; gpiosspeed-mode = <&fpga_led 1 1>; }<0>; }; sysid: sysid@100001020 &i2c1 { compatiblestatus = "altr,sysid-1.0okay"; regspeed-mode = <0x00000001 0x00001020 0x00000008>; }<0>; jtag_uartadv7511: jtag-uart@100001030adv7511@39 { compatible = "altr,juart-1.0adi,adv7511"; reg = <0x00000001 0x000001030 0x00000008><0x39>, <0x3f>; interrupts = <0 40 4>; }; hdmi_axi_dmac: axi-dmac@100010000 { compatiblereg-names = "adi,axi-dmac-1.00.aprimary", "edid"; regstatus = <0x00000001 0x00010000 0x00000800>"okay"; #dma-cellsadi,input-depth = <1><8>; interrupt-parentadi,input-colorspace = <&intc>"yuv422"; interruptsadi,input-clock = <0 42 4>"1x"; clocksadi,input-style = <&axi_dma_clk 0><1>; statusadi,input-justification = "okayright"; adi,channels { #size-cellsclock-delay = <0><(0)>; #addressavdd-cellssupply = <1><&regulator_1_8v>; dma-channel@0 { reg = <0>; adi,source-bus-width = <64>; adi,source-bus-type = <0>; adi,destination-bus-width = <64>; adi,destination-bus-type = <1>; }; }; }; hdmi_axi_tx: axi-hdmi-tx@100020000 { compatible = "adi,axi-hdmi-tx-1.00.a"; reg = <0x00000001 0x00020000 0x10000>; dmas = <&hdmi_axi_dmac 0>; dma-names = "video"; clocks = <&hdmi_pll_outclk0 0>; status = "okay"; port { axi_hdmi_out: endpoint { remote-endpoint = <&adv7511_in>; }; }; }; }dvdd-supply = <&regulator_1_8v>; pvdd-supply = <&regulator_1_8v>; dvdd-3v-supply = <&regulator_3_3v>; bgvdd-supply = <&regulator_1_8v>; ports { #address-cells = <1>; #size-cells = <0>; port@0 { reg = <0>; adv7511_in: endpoint { remote-endpoint = <&axi_hdmi_out>; }; }; port@1 { reg = <1>; }; }; }; adt7410: adt7410@4a { compatible = "adt7410"; reg = <0x4a>; }; eeprom: eeprom@50 { compatible = "microchip,24aa02e48","atmel,24c02"; reg = <0x50>; }; }; &gmac1 { #address-cells = <1>; #size-cells = <0>; status = "okay"; phy-mode = "rgmii-id"; ethernet-phy@1 { reg = <1>; adi,rx-internal-delay-ps = <2000>; adi,tx-internal-delay-ps = <2000>; }; }; &gpio0 { status = "okay"; }; &gpio1 { status = "okay"; }; &gpio2 { status = "okay"; };
Kernel
Start withCreate a custom BSP layer for Intel SoC or FPGA#Configure linux kernel
File location: meta-tei0022/recipes-kernel/linux/
Changes:
for hdmi output
CONFIG_AXI_DMAC=y
CONFIG_CMA=y
CONFIG_DMA_CMA=y
CONFIG_CMA_SIZE_MBYTES=128
CONFIG_DRM=y
CONFIG_DRM_BRIDGE=y
CONFIG_DRM_I2C_ADV7511=y
CONFIG_DRM_ADI_AXI_HDMI=y
set TE boot logo
CONFIG_LOGO=y
CONFIG_LOGO_TRENZELECTRONICS_CLUT224=y
# CONFIG_LOGO_LINUX_MONO is not set
# CONFIG_LOGO_LINUX_VGA16 is not set
# CONFIG_LOGO_LINUX_CLUT224 is not set
config ethernet phy
CONFIG_PHYLIB=y
CONFIG_ADIN_PHY=y
set adt7410 tempprature sensor driver
CONFIG_SENSORS_ADT7X10=y
CONFIG_SENSORS_ADT7410=y
set debug settings
CONFIG_DEBUG_LL=y
CONFIG_DEBUG_SOCFPGA_UART0=y
CONFIG_EARLY_PRINTK=y
Images
Image recipe for minimal console image.
File location: meta-tei0022/recipes-images/yocto/core/images/
Image recipes:
te-image-minimal.bb: create minimal linux image
te-initramfs.bb: required for building an image with initial RAM Filesystem
Added packages/recipes:
tei0022-rbf
ethtool
i2c-tools
net-tools
usbutils
mtd-utils
Rootfs
Used filesystem: Initial RAM Filesystem (initramfs)
ItOptionally it's Optionally possible to create a debian or ubuntu rootfs with/without desktop environment for this board. For more information and instructions see: Create debian/ubuntu rootfs - Intel devices
Appx. A: Change History and Legal Notices
Scroll Ignore
scroll-pdf true
scroll-office true
scroll-chm true
scroll-docbook true
scroll-eclipsehelp true
scroll-epub true
scroll-html true
Document Change History
To get content of older revision got to "Change History" of this page and select older document revision number.
Page properties
hidden true
id Comments
Note this list must be only updated, if the document is online on public doc!
It's semi automatically, so do following
Add new row below first
Copy "Page Information Macro(date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description. --> this point is will be deleted on newer pdf export template
Metadata is only used of compatibility of older exports

Scroll Title
anchor Table_dch
title-alignment center
title Document change history
Scroll Table Layout
orientation portrait
sortDirection ASC
repeatTableHeaders default
style
widths 2*,*,3*,4*
sortByColumn 1
sortEnabled false
cellHighlighting true
Date Document Revision
Authors
Description
Page info
modified-date
modified-date
dateFormat yyyy-MM-dd
Page info
infoType Current version
dateFormat yyyy-MM-dd
prefix v.
type Flat
Page info
infoType Modified by
type Flat
update to Quartus Prime Lite 21.1
2022-04-28 v.7 Thomas Dück
add missing commands to qsys source files
2022-02-08 v.6 Thomas Dück
intial release 20.1
-- all
Page info
infoType Modified users
dateFormat yyyy-MM-dd
type Flat
--

Legal Notices
Include Page
IN:Legal Notices
IN:Legal Notices

Scroll Only

HTML
<style> .wiki-content .columnLayout .cell.aside { width: 0%; }</style>

Scroll pdf ignore

Custom_fix_page_content

Trenz Electronic Documentation

Page History

Versions Compared

Old Version 5

New Version Current

Key

Overview

Key Features

Revision History

Release Notes and Know Issues

Release Notes and Know Issues

Requirements

Software

Hardware

Content

Design Sources

Prebuilt

Download

Download

Design Flow

Launch

Programming

SD-Boot mode

QSPI

JTAG

Usage

UART

Get prebuilt boot binaries

QSPI-Boot mode

Monitor

SD-Boot mode

System Design - Quartus

Block Design

HPS Interfaces

JTAG

Usage

UART

Monitor

System Design - Quartus

Block Design

HPS Interfaces

Software Design - Yocto

U-Boot

Device Tree

U-boot Device Tree

Software Design - Yocto

U-Boot

Device Tree

Kernel Device Tree

Kernel

Images

Rootfs

Appx. A: Change History and Legal Notices

Document Change History

Legal Notices

Table of contents