Page History

Versions Compared

Key

This line was added.
This line was removed.
Formatting was changed.

...

- FPGA core logic (1.2 V)
- DDR SDRAM (2.5 V)
- FPGA bank 1 (21.5 V)
- VREF1 (0.75 V)
- VCCCIO0 (2.5 V) FPGA bank 0 (if R102+R103- assembly)

...