Log in
Linked Applications
Loading…
Trenz Electronic Wiki
Spaces
Hit enter to search
Help
Online Help
Keyboard Shortcuts
Feed Builder
What’s new
Available Gadgets
About Confluence
Log in
TE0630 Spartan-6 Module
Pages
Blog
Trenz Electronic Documentation
TE0630 User Manual
Child pages
TE0630 Configuration and user DIP Switches
TE0630 Dip Switch S1B (Configuration)
Browse pages
Configure
Space tools
View Page
A
t
tachments (12)
Page History
Page Information
View in Hierarchy
View Source
Export to PDF
Export to HTML
Export to Word
Export to PDF
Pages
…
TE0630 User Manual
TE0630 Detailed Description
TE0630 Configuration and user DIP Switches
TE0630 Dip Switch S1B (Configuration)
Page History
Versions Compared
Old Version
18
changes.mady.by.user
Sergio Pavesi
Saved on
18 08, 2013
compared with
New Version
19
changes.mady.by.user
Sergio Pavesi
Saved on
18 08, 2013
Previous Change: Difference between versions 17 and 18
Next Change: Difference between versions 19 and 20
View Page History
Key
This line was added.
This line was removed.
Formatting was changed.
...
FPGA core logic (1.2 V)
DDR SDRAM (2.5 V)
FPGA bank 1 (
2
1
.5 V)
VREF1 (0.75 V)
VCCCIO0 (2.5 V) FPGA bank 0 (if R102+R103- assembly)
...
Overview
Content Tools
{"serverDuration": 48, "requestCorrelationId": "a46d7769a6fa69cd"}