Page History
...
The module has a 24 MHz SMD clock oscillator providing a clock source for both the EZ-USB FX2LP USB FX2 microcontroller (XTALIN) and the FPGA as detailed in the table below.
| Scroll pdf title | ||||||||
|---|---|---|---|---|---|---|---|---|
| ||||||||
|
Digital Clock Manager (DCM)
The DCMs of the FPGA can be used to synthesize arbitrary clock frequencies from any on-board clock network, differential clock input pair or single-ended clock input. For further reference, please read Xilinx DS485:Digital Clock Manager (DCM) Module and the DCM chapter in Xilinx UG331: Spartan-3 Generation FPGA User Guide.
Interface Clock (IFCLK)
The IFCLK line synchronizes the communication between the EZ-USB FX2LP USB FX2 microcontroller and the FPGA as detailed in the table below .
| Scroll pdf title | ||||||||
|---|---|---|---|---|---|---|---|---|
| ||||||||
|
Overview
Content Tools