TE0630 is provided with a Dip switch S1B.
Dip switch S1B conditions the value of signal PS_EN.
In this way, S1B conditionally/unconditionally enables the power rails 1.2 V, 1.5 V and 2.5 V.
Please note the 4 switch labels are on one side and the <ON> label is on the opposite side.
DIP slide switches S1[A:D] condition the value of some system signals as described in the table below.
Note. DNP: Do Not Populate aka Do Not Solder the Component associated to DNP label.
Figure 33:
Scroll pdf title | ||
---|---|---|
|
...
...
Scroll pdf title | |
---|---|
|
|
...
Scroll pdf title | ||
---|---|---|
|
...
| |
When S1B is turned off (open) (FX2 PON position), the 1.2 V, 1.5 V and 2.5 V power rails are controlled by the USB (EZ-USB FX2LP USB FX2) microcontroller. At start-up, the USB microcontroller switches off the power rails 1.2 V, 1.5 V and 2.5 V and starts up the module in low-power mode. After enumeration, the USB microcontroller firmware enables (switches on) the power rails 1.2 V, 1.5 V and 2.5 V, if enough current is available from the USB bus.
When S1B is turned on (closed) (PON position), the power rails 1.2 V, 1.5 V and 2.5 V are always enabled (switched on).
Scroll pdf title | |||||||||
---|---|---|---|---|---|---|---|---|---|
| |||||||||
|
Table 14: Dip switch S1B settings overview (power rails 1.2 V, 1.5V and 2.5 V only).
To command signal FX2_PS_EN, read the reference firmware code.
IOD = 0x03; // Enable PS_EN and disable PROG_B
OED = 0x03; // Configure PS_EN and PROG as outputs
Scroll pdf title | ||||||||
---|---|---|---|---|---|---|---|---|
| ||||||||
|
Signal PS_EN enables (1) or disables (0) power rails 1.2 V, 1.5 V and 2.5 V.
Scroll pdf title | ||
---|---|---|
| ||
Power-rail 3.3V is not controlled by signal PS_EN and is unconditionally enabled.
Figure 37:
Scroll pdf title | ||
---|---|---|
| ||
According to the corresponding assembly option, power rail VCCCIO0 can depend or not on the power rail 2.5V.
VCCIO0 voltage can be configured in 3 ways:
(1) See Spartan-6 documentation fo VCCIO power range.
Figure 37: example
Scroll pdf title | ||
---|---|---|
| ||
Others options of VCCIO0 power supply are not supported and can damage the FPGA! |
---|
See Figure 4 to locate the figure below to locate R102 and R103 on PCB.
Scroll pdf title | ||
---|---|---|
| ||
When Dip switch S1B is in the left position ( = FX2 PON : power rails conditionally on depending on signal FX2_PS_EN), signal PS_EN is set to signal FX2_PS_EN (PS_EN = FX2_PS_EN) driven by the EZ-USB FX2LP USB FX2 microcontroller under user control (IOD and OED of fw.c).
...
Scroll pdf title | ||
---|---|---|
|
...
|
...
Full power operation (PS_EN = 1): when Dip switch S1B is in the right position (PON = power rails unconditionally on), signal PS_EN is set to power rail 3.3V. Thus power rails 1.2 V, 1.5 V and 2.5 V are unconditionally enabled.
Figure 39:
Scroll pdf title | ||
---|---|---|
|
|
| |
|
Table 14 The table below summarizes all switching options implied by Dip switch S1B and firmware signal FX2_PS_EN (under the standard assembly option).
Scroll pdf title | ||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ||||||||||||||||||||||||
(1) R102 unpopulated / R103 populated (2) R102 populated / R103 unpopulated |
...