Page History

TE0300 USB Controller

TE0300 is equipped with a Cypress EZ-USB FX2 controller to provide a high-speed USB 2.0 interface. The controller uses 4 interfaces (See chapter Block Diagram):

• USB interface (to USB connector);
• I²C interface (to EEPROM);
• SPI interface (to FPGA and Flash);
• FIFO interface (to FPGA).

The I²C interface connects the USB controller to the EEPROM chip, which stores vendor ID and device ID. See chapter DIP Switch for available options.
The SPI interface id used to communicate with the FPGA and to access the SPI serial Flash chip.
The FIFO interface provides a high-speed communication channel with the FPGA. The interface can transfer up to 48 MB/s burst rate.