Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

The IBERT core can be defined and generated using the Vivado built-in IP Cores. And with the generated example designs the IBERT Test can be implemented.

 

 GT Ref Clock LocationSelectionGT Clock(MHz)Notes
TE0712Quad_MGTREFCLK0 216 CLK0125Si5338 Clock is connected to GT CLK2 input 
TE0715Quad_MGTREFCLK1 112 CLK1125Si5338 Clock is connected to GT CLK2 input 
TE0741Quad_115 CLK0, Quad_116 CLK0MGTREFCLK1 116125Both Quads can use same refclock

Ref clock selection to use on board fixed clock from  Si5338.

 

Step to Step to generate the IBERT core:

  1. Create a new IP Location.


  2. Double-click IBERT 7 series GTP (or GTX).


  3. Define the new IBERT. Set the LineRate, select the DataWidth,  the Quad count, select the  the Refclk and the Clock Source.






  4. Generate the Core.




  5.  Right-click the IP in the Sources view, choose "Open IP Example Design".  



  6. A new project with the IBERT example design will be created and opened.

    Test

  7. Generate Bitstream. Open and view the completed design.
    Image Added

  8. Testing with Hardware

 

 

 

References

  1. LogiCORE IP Integrated Bit Error Ratio Tester (IBERT) for 7 Series GTP Transceivers v3.0 (pg133)
  2. LogiCORE IP Integrated Bit Error Ratio Tester (IBERT) for 7 Series GTX Transceivers v3.0 (pg132 )

...