Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

  • Xilinx Artix-7 FPGA (A15T, A35T, A50T)

  • Rugged for shock and high vibration
  • 16 MByte QSPI Flash memory
  • Differential MEMS oscillator for MGT clocking
  • MEMS oscillator for PL clocks (Optional)
  • Plug-on module with 2 × 100-pin high-speed hermaphroditic strips
    • 144 138 FPGA I/O's (Max 68 differential)
    • 5 IO's (QSPI or user I/O's)

    • XADC analog input
    • 4 GTP (high-performance transceiver) lanes
    • GT reference clock inputs
    • Optimized I/O and power pins for good signal integrity
  • On-board high-efficiency DC-DC converters
  • Power supply for all on-board components
  • eFUSE bit-stream encryption (AES)
  • One user configurable LED

...

Scroll Title
anchorTable_PWR_PR
titlePower Rails

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue

Voltages on B2B-

Connector

B2B JM1-Pin

B2B JM1JM2-Pin

DirectionNote
VIN98, 100-inputsupply voltage
VCCIO_0-54inputhigh range bank voltage
VCCIO_15-53inputhigh range bank voltage
VCCIO_3462-inputhigh range bank voltage
3.3V84-outputinternal 3.3V voltage level
1.8V-17outputinternal 1.8V voltage level


...

Scroll Title
anchorTable_RH_DCH
titleDocument change history

Scroll Table Layout
orientationportrait
sortDirectionASC
repeatTableHeadersdefault
sortByColumn1
sortEnabledfalse
cellHighlightingtrue


Date

Revision

Authors

Description

Page info
modified-date
modified-date
dateFormatyyyy-MM-dd

Page info
infoTypeCurrent version
prefixv.
typeFlat
showVersionsfalse


Page info
infoTypeModified by
typeFlat
showVersionsfalse

  • Restore and modify v.50
  • Correction max IO count on key features
  • Change history table
  • typo correction

2019-01-07v.50John Hartfiel
  • Updated to TRM version 2.2
  • Style modifications

2018-09-19

Sept 2018

v.48Martin Rohrmüller
  • Updated to TRM version 2.1
  • Updated B2B Connectors
  • Style modifications
2018-09-17

v.38

Martin Rohrmüller
  • Added power rail section
  • Added Rev 02 Flash PCN
  • Corrected table headings
2018-09-17v.36Martin Rohrmüller
  • Update to TRM version 2.0 with DrawIO Figures

  • Added Figure Power Distribution
2018-04-04

v.35

Martin RohrmüllerCorrected clock net designator in table.
2017-05-28

v.27

Jan Kumann
  • Board-to-Board I/O section added.
  • New physical dimensions images.
  • Documents sections rearranged.
2017-03-20

v.26

John Hartfiel
  • Notes on Clocking section.
2017-01-27v.25Jan Kumann
  • New block diagram.
2016-12-01

v.17

Jan Kumann
  • Changes in the document structure, few corrections.
2016-11-18
v.14

Thorsten Trenz, Emmanuel Vassilakis

  • Hardware revision 02 specific changes.

2016-06-01

v.9

Antti Lukats

  • Initial version.
--all

Page info
infoTypeModified users
typeFlat
showVersionsfalse

--


Disclaimer

Include Page
IN:Legal Notices
IN:Legal Notices

...