Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.
Scroll Ignore

Download PDF version of this document.

Scroll pdf ignore

Table of Contents

Table of Contents

Overview


The Trenz Electronic TE0729 is an industrial-grade SoM (System on Module) based on Xilinx Zynq-7000 SoC (XC7Z020).

Scroll Only (inline)
Refer to https://wiki.trenz-electronic.de/display/PD/TE0729+TRMorg/teb0729-info for online version of this manual and additional technical documentation of the product.

...

Key Features

  • Industrial-grade Xilinx Zynq-7000

...

  • (XC7Z020)

...

  • SoM

      Key Features

      • Industrial-grade Xilinx Zynq-7000 (XC7Z020) SoM
        • Dual-core ARM Cortex-A9 MPCore™ with CoreSight™
        • 136 x FPGA I/Os (58 LVDS pairs possible)
        • 8 x PS MIO pins
      • 16-bit wide 512 MByte DDR3 SDRAM
      • 32 MByte QSPI Flash memory
      • 4 GByte eMMC Flash memory
      • 1 x 10/100/1000 Mbps Ethernet transceiver PHY
      • 2 x 10/100 Mbps Ethernet transceiver PHYs
      • 3 x MAC address EEPROMs
      • Hi-speed USB 2.0 ULPI transceiver with full OTG support
      • Plug-on module with two 120-pin connectors
      • Evenly spread supply pins for good signal integrity
      • On-board high-efficiency DC-DC converters
        • 4.0 A x 1.0 V power rail
        • 1.5 A x 1.5 V power rail
        • 1.5 A x 1.8 V power rail
        • 1.5 A x 2.5 V power rail
      • System management
      • eFUSE bit-stream encryption
      • AES bitstream encryption
      • Temperature compensated RTC (real-time clock)
      • User LED
      • Rugged for shock and high vibration

      ...

      Storage device nameContentNotes

      24AA025E48 EEPROMs

      User content not programmed

      Valid MAC address from manufacturer
      eMMC Flash-MemoryEmpty, not programmedExcept serial number programmed by flash vendor

      SPI Flash OTP Area

      Empty, not programmed

      Except serial number programmed by flash vendor

      SPI Flash Quad Enable bit

      Programmed

       


      SPI Flash main array

      Demo design

       

      eFUSE USER

      Not programmed

       

      eFUSE Security

      Not programmed

       

      Signals, Interfaces and Pins

      ...

      BankTypeB2BIO countIO VoltageNotes
      500MIO

      J2-87

      J2-88

      23,3 VMIO0, MIO9
      500MIO

      J2-93

      J2-95

      J2-94

      J2-96

      43,3 V

      Configured as I2C1 and USART0 by default,

      Configurable as GPIO by user

      13HRJ148User 
      33HRJ148User 
      35HRJ2303,3 V 
      34GPIOJ2102,5 V

      Configured as DISP_RX by default,

      Configurable as GPIO by user

      ...

      NameNote
      NRSTReset-Signal from Watchdog, available at B2B J2-89
      NRST_INExternal Reset, available at B2B J2-91

      For details see: TE0729 CPLD

      On-board LEDs

       There are 3 LED's on TE0729:

      ...

      ClockFrequencyICFPGANotes
      PS-CLK33.333333 MHzU14PS_CLKPS subsystem main clock
      ETH_CLKIN25.000000 MHzU10-Ethernet PHYs reference clock

       52.000000 MHzU12-USB PHY reference clock

      ...

      MIOConfigured asB2BNotes
      0GPIO J2-87 B2B
      1QSPI0 -SPI Flash-CS
      2QSPI0 -SPI Flash-DQ0
      3QSPI0 -SPI Flash-DQ1
      4QSPI0 -SPI Flash-DQ2
      5QSPI0 -SPI Flash-DQ3
      6QSPI0 -SPI Flash-SCK
      7GPIO -Red LED D8
      8 - -QSPI feedback clock
      9GPIOJ2-88B2B
      10I2C0 SDAJ2-90B2B 
      11I2C0 SCLJ2-92B2B
      12I2C1 SDAJ2-93 B2B (SDA on-board I2C, also configurable as GPIO by user)
      13I2C1 SCLJ2-95 B2B (SCL on-board I2C, also configurable as GPIO by user)
      14USART0 RXJ2-94B2B (RX on-board UART, also configurable as GPIO by user)
      15USART0 TXJ2-96B2B (TX on-board UART, also configurable as GPIO by user)
      16..27ETH0 
      Ethernet RGMII PHY
      28..39USB0 
      USB ULPI PHY
      40SDIO0J2-100 
      41SDIO0J2-102 
      42SDIO0J2-104 
      43SDIO0J2-106 
      44SDIO0J2-108 
      45SDIO0J2-110 
      46GPIO-RTC Interrupt
      47
      48 GPIOSEL_SDSD Card multiplexer control
      49GPIO -USB Reset
      50GPIO -ETH0 Interrupt
      51GPIO -ETH0 Reset
      52ETH0 -MDC

      53

      ETH0 -MDIO

      ...

      PeripheralICDesignatorPSMIONotes
      EEPROM I2C24AA025E48T-I/OTU8I2C0MIO10, MIO11MAC Address
      EEPROM I2C24AA025E48T-I/OTU9I2C0MIO10, MIO11MAC Address
      EEPROM I2C24AA025E48T-I/OTU20I2C0MIO10, MIO11MAC Address
      RTCISL12020MIRZU22I2C0MIO10, MIO11Temperature compensated real time clock
      RTC InterruptISL12020MIRZU22GPIOMIO46Real Time Clock Interrupt
      SPI FlashS25FL256SAGBHI20U13QSPI0MIO1..MIO6 
      Ethernet0 10/100/1000 Mbps PHY88E1512-A0-NNP2I000U3ETH0MIO16...MIO27 
      Ethernet0 10/100/1000 Mbps PHY Reset  

      GPIOMIO51 
      Ethernet1 10/100 Mbps PHYKSZ8081MLXCAU17-(EMIO) 
      Ethernet1 10/100 Mbps PHY Reset

       - -(EMIO) 
      Ethernet2 10/100 Mbps PHYKSZ8081MLXCAU19-(EMIO) 
      Ethernet2 10/100 Mbps PHY Reset  

      -(EMIO) 
      USBUSB3320C-EZKU11USB0MIO28...MIO39 
      USB Reset  

      GPIOMIO49 
      eMMC (embedded eMMC)MTFC4GMVEA-4M IT  U5SDIO0MIO40...MIO45 

      I2C Interface

      The on-board I2C components are connected to MIO10 and MIO11 and configured as I2C0 by default.

      ...

      DeviceI2C-AddressNotes
      EEPROM for MAC10x50 
      EEPROM for MAC20x51 
      EEPROM for MAC30x52 
      RTC0x6F 
      Battery backed RAM0x57Integrated in RTC

      ...

      PHY PINZYNQ PSNotes
      MDC/MDIOMIO52, MIO53-
      LED0-pin J2-57 on B2B connector
      LED1-pin J2-59 on B2B connector
      LED2/InterruptMIO46-
      CONFIG-Connected to GND, PHY Address 0
      RESETnMIO51-
      RGMIIMIO16..MIO27-
      SGMII-B2B J2
      MDI-B2B J2

      ...


      The TE0729 SoM is also equipped with two additional Microchip KSZ8081MLXCA Ethernet PHY's (IC's U17 and U19) to provide further 10/100 Mbps Ethernet interfaces with the identifiers Ethernet1 and Ethernet2. The reference clock input of both PHYs is supplied from the same 25MHz oscillator (U10), which also provides Ethernet0 Gigabit PHY with a reference clock signal.

      ...

      Supply Voltage

      Voltage Range

      Notes

      VIN

      3.3 V to 5.5 V

       


      VIN 3.3V3.3 V

       


      Bank Voltages

      BankVoltageMax. ValueNotes
      5011,8 V-ETH0 / USB0 / SDIO0
      5003,3 V-SPI / I2C / UART
      5021,5 V-DDR3-RAM
      13user3,3 Vconnected to 3,3V by default by 0-Ohm-Resistor R36
      33user3,3 Vconnected to 3,3V by default by 0-Ohm-Resistor R55
      342,5 V-ETH / DISP
      353,3 V-GPIO

      ...

          
      ParameterMinMaxUnitsNotes

      VIN supply voltage

      -0.1

      3.75

      V

       
      VBAT supply voltage-0.36.0V
      PL I/O bank supply voltage for HR I/O banks (VCCO)-0.53.6V 
      I/O input voltage for HR I/O banks-0.55VCCO_X+0.55V

      Voltage on module JTAG pins

      -0.4

      VCCO_0+0.55

      V

      VCCO_0 is 3.3V nominal

      Storage temperature

      -40

      +85

      C


      Storage temperature without the ISL12020MIRZ-55+100C
      Note
      Assembly variants for higher storage temperature range on request

      ...

       
      ParameterMinMaxUnitsNotesReference document
      VIN supply voltage2.53.6V 

      VBAT supply voltage1.85.5V  

      PL I/O bank supply voltage for HR I/O banks (VCCO)1.143.465V 
      Xilinx document DS191
      I/O input voltage for HR I/O banks(*)(*)V(*) Check datasheetXilinx document DS191 and DS187
      Voltage on module JTAG pins3.1353.465VVCCO_0 is 3.3 V nominal 

      Physical Dimensions

      Please download the assembly diagram for exact values.

      ...

      DateRevisionChanges
      2016-05-0202First production release
       -

      01

      Prototypes

      Hardware revision number is written on the PCB board together with the module model number separated by the dash.

      Image Removed

      Document Change History

      0202First production release
       -

      01

      Prototypes

      Hardware revision number is written on the PCB board together with the module model number separated by the dash.

      Image Added

      Document Change History

      DateRevisionContributorsDescription

      Page info
      modified-date
      modified-date
      dateFormatyyyy-MM-dd

      Page info
      infoTypeCurrent version
      dateFormatyyyy-MM-dd
      prefixv.
      typeFlat

      Page info
      infoTypeModified by
      dateFormatyyyy-MM-dd
      typeFlat

      • update Links
      DateRevisionContributorsDescription
      2017-11-06v.28Ali Naseri
      • Updated B2B connector section.
      2017-06-18
      Vv.22
      Jan Kumann
      • New product images.
      2017-06-07
      Vv.21
      Jan Kumann
      • Minor re-formatting.

      2017-05-22

      Vv.12

      Jan Kumann

      • Sections rearranged for common style.
      • New physical dimension images.
      • Hardware revision image added.
      • New block diagram.
      2017-03-24Vv.11John Hartfiel
      • Correction: Boot Mode settings.
      2016-06-14Vv.10

      Ali Naseri

      • Initial release.

      Disclaimer

      Include Page
      IN:Legal Notices
      IN:Legal Notices