Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Name / opt. VHD NameDirectionPinDescription
JTAGENin26Switch JTAG between CPLD and FPGA (logical one for CPLD, logical zero for FPGA)
TMS / M_TMSIN29JTAG from B2B connector
TCK / M_TCKIN30JTAG from B2B connector
TDI / M_TDIIN32JTAG from B2B connector
TDO / M_TDOOUT1JTAG from B2B connector
F_TMS / C_TMSOUT21JTAG to FPGA
F_TCK / C_TCKOUT17JTAG to FPGA
F_TDI / C_TDIOUT23JTAG to FPGA
F_TDO / C_TDOIN20JTAG to FPGA
ULI_SYSTEM / XIOIN4FPGA access W22 PIN
FPGA_IOINOUT10FPGA access U22 PIN (PUDC)
RESININ16RESETIN from B2B connector (Negative Reset)
DONEIN28FPGA Configuration DONE_0 Pin
PROG_BOUT27FPGA Configuration PROGRAM_B_0 Pin
PGOODOUT12PGOOD to B2B connector
3.3V / PG_SENSEIN25from module generated 3.3V Voltage
EN1IN11Power Enable from B2B Connector (Positive Enable)
SYSLED2 / LED1OUT8Module LED D2 (Red)
SYSLED1/ LED2OUT9Module LED D1 (Green)
MODE 
13/ currently_not_used
NOSEQ 
14/ currently_not_used
ULI_CPLD 
5/ currently_not_used

Functional Description

...

PGOOD is zero, if EN1 or PG_SENSE is zero else high impedance state.

PUDC is high during FPGA power up.

FPGA Configuration

FPGA configuration process will be stared, if RESIN, PG_SENSE and EN1 is ONE.

...

DateDocument RevisionCPLD Firmware RevisionSupported PCB RevisionAuthorsDescription
 

Page info
modified-date
modified-date
dateFormatyyyy-MM-dd

Page info
current-version
current-version
prefixv.

 REV01 REV01, REV02

 

Page info
modified-user
modified-user

 document
  • document style update
  • add PUDC status
2017-01-26

v.17

REV01

REV01, REV02
  • Rev01
,
  • , Firmware released  2014-07-03
2016-11-04 


v.1

--- 

Page info
created-user
created-user

  • Initial release

 All  

Page info
modified-users
modified-users

 

Appx. B: Legal Notices

Include Page
IN:Legal Notices
IN:Legal Notices