Versions Compared


  • This line was added.
  • This line was removed.
  • Formatting was changed.


PCB Design

titleWhat's is the maximum power consumption of the module?

The maximum power consumption of a module manly depends on the design which is running on the FPGA.

Xilinx provide a power estimator excel sheets to calculate power consumption. It's also possible to generate power consumption of the developed design with Vivado.

Please also observe the TRM of the Trenz Electronic module and the power management of our corresponding carrier boards.

titleWhere can I find master pinout files for the SOMs?

Module pinout files can be generated with our Master Excel Pinout Sheet. You can also use the schematic on our download area.

titleWhere can I find a overview of available modules?

Trenz Electronic Modules which are offered in the shop are listed on our  shop page grouped by FPGA-Family. Wiki overview of the different series is available on Products

title7 Series FPGAs - LVDS_33, LVDS_25, LVDS_18, LVDS inputs & outputs for High Range (HR) and High Performance (HP) I/O banks

See Xilinx Answer Record: AR# 43989


titleXilinx Release Notes and Known Issues

Links to Xilinx Release Notes are available on Vivado/SDK/SDSoC: Xilinx Software-Product Update Release Notes and Known Issues

titleHow can I excecute Trenz Electronic reference designs on Win/Linux?

Reference Designs will be delivered as scripted project file. Vivado Project files will be generated with these scripts.

Windows and Linux (since Vivado 2016.4) start up command files are available to generate the project: Project Delivery QuickStart

All other options are described on: Vivado Projects - TE Reference Design

titleWhere can I find Trenz Electronic Board Part Files? And how can select and use the correct one for may assembly option?

Trenz Electronic Board Part Files will be delivered with the reference designs on our download area.They ca be installed in different ways.

  1. Select the correct Board Part File: TE Board Part Files
  2. Install Board Part Files: Board Part Installation
  3. Use Board Part Files: Vivado Board Part Flow

titleWhere can I find documentation of Xilinx Software?

Xilinx Documentation is available on Xilinx Hompage. Some helpful documents are listed on Vivado/SDK/SDSoC.

titleWhere can I find PetaLinux BSP for my module?

 We provide PetaLinux template projects instead of BSPs for our modules. This template are included in our reference design in the subfolder (os/petalinux).

They are available on our download area. You can lookup for instructions on: PetaLinux KICKstart

titleWhich devices are supported by Xilinx Vivado HL WebPACK Edition?

 Xilinx provide a list with supported functionality and devices on:

titleHow can I activate beta devices (ES-devices)?
  1. Activate ES License with Xilinx License Manager
  2. Enable Beta Devices for Vivado
    1. open existing init.tcl (create new one if not exist) in one of this locations:
      1. C:/Xilinx/Vivado/<version>/scripts/
      2. C:/Users/<user>/AppData/Roaming/Xilinx/Vivado/
    2. Add line:  enable_beta_device *

Now Vivado check all Beta Devices, but only Devices with valid license are visible. With Beta Device enable, Vivado need longer startup. Select special beta device is supported too.  See Xilinx Forum: Synthesis Failure for ZCU102

title"ERROR: [Labtools 27-3165] End of startup status: LOW" after FPGA programming
Insufficient external power supply can cause this issue. If power supply is insufficient, module restarts and FPGA content is erased. Vivado did not recognize this.

title"ERROR: [Labtools 27-2269] No devices detected on target localhost:..." after JTAG connection via Vivado HW-Manager
Please check following:
  1. Xilinx Programming Cable drivers are installed correctly
  2. "hw_server.exe" is terminated on task manage after all xilinx programs are closed. (if not kill this process or restart PC)
  3. Board Power Supply is sufficient and on
  4. JTAG USB Cable is connected to module and PC

titleQSPI Flash access in QUAD Read mode failed

Check if the Quad Enable (QE) bit in the Configuration Register of the flash is set to 1. If the QE-Bit is set or not depends on the last access to the flash.

  • This will be done automatically, when you configure Flash with Vivado or SDK and Flash in the design is specified as X4.
  • This will be not always done automatically, when you use other software to get access. For example Xilinx barmetal lib doesn't check if the QE bit is set or not.