Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

  • SFP+ connector (Enhanced small form-factor pluggable), supports data transmission rates up to 10 Gbit/s
  • Micro-USB-Interface (J10) connected to Zynq-module (Device or OTG mode)
  • Trenz 4x5 module Socket (3 x Samtec LSHM series connectors)
  • 4x5 SoM programable by JTAG header (JX1)
  • 2 x user LEDs routed to IO-pins of the SoM
  • Soldering-pads J17 and J20 as place-holder for further possibilities to access to SoMs for optional pin headers for access to SoM's IO-bank-pins, usable as LVDS-pairs
  • Soldering-pads J3 and J4 as place-holder for optional pin headers for access to JTAG/UART- or SDIO-port further interfaces and IO's of the SoM

Interfaces and Pins

SFP+ Connector

...

The TEBA0841 Carrier Board is mainly for the 4 x 5 SoMs TE0841 and TE0741. This SoMs have GTX-Transceiver units on their FPGA-modules with up to 8 available MGT-lanes. To test this MGT-lanes, 5 RX/TX differential pairs are bridged on-board, hence the transmitted data on this MGT-lanes flows back to their source sources in a loop-back circuit without intentional processing or modification. 

...

On both interfaces (JX1, J3), the pins with the net-names MIO14 and MIO15 are available as user IO's which could be used as UART-interface for example.

LEDs

There are two LEDs D1 (green) and D2 (red) available to the user. The green LED D1 is connected to the pin JB1-92 with the net-name 'MIO9', the red LED D2 is connected to the pin JB3-90 with the net-name 'RLED'.

Header place-holder J4

Two LEDs are present on the TEBB0714 base-board with following functionality:

 LED designatorcolorpin net-nameB2B-connectorindicating
D1greenMIO9JB1-92available to user
D2redRLEDJB3-90available to user

Table 4: LED's functionality

Header place-holder J4

The place-holder J4 The place-holder J4 with solder-pads to mount a 2-row 10-pin header provides the capability, to access via this header the SDIO-port of the mounted 4 x 5 SoM, if available. For this purpose, there is also voltage-translation via SDIO port expander (e.g. Texas Instruments TXS02612) necessary due to the different voltage levels of the Micro SD Card (3.3V) and MIO0-bank of the Xilinx Zynq-chip (1.8V).

In other cases the connector J4 can be used to access the PL IO-bank-pins of the SoM.

Header place-holder J17 and J20

Place holders for optional pin-headers

The TEBA0841 base-board has place-holders The place-holders J17 and J20 with solder-pads to mount 2-row 50-pin headers provide the capability optional pin-headers capable to access the PL IO-bank pins of the mounted 4 x 5 SoM. With mounted header J17 there are 42 IO's of PL-IO-bank 13 of the 4 x 5 SoM available (B2B-connector JB3), which are also usable as 21 LVDS-pairs. On this header the IO's are operable with fixed (3.3V) or selectable VCCIO-voltage VCCIOD. On header J20 there are 42 IO's available of PL-IO-bank 35 (B2B-connector JB1). This IO's are also usable as 21 LVDS-pairs and operable with fixed (3.3V) or selectable VCCIO-voltage VCCIOA.pin-headers SoM's IO's are available to the user, a large quantity of these IO's are also usable as  LVDS-pairs. This pin-headers provide also VCCIO voltages to operate the IO's properly.

Following table gives a summary of the optional pin-headers of the base-board:

 Connector designatorpin-header layout# IO's# LVDS-pairsavailable VCCIOsinterfaces
J42-row 10-pin63

3.3V

M1.8VOUT from mounted module

SDIO

voltage-translation via SDIO port expander (e.g. Texas Instruments TXS02612) necessary due to the different voltage levels of the Micro SD Card (3.3V) and MIO0-bank of the Xilinx Zynq-chip (1.8V)

J172-row 50-pin42 (Bank 13)21

3.3V

VCCIOD

-
J202-row 50-pin42 (Bank 35)21

3.3V

VCCIOA

-
J32-row 16-pin121

3.3V

JTAG (4 IO's allocated)

UART (2 IO's allocated)

Reference clock input MGT-CLK0 (1 LVDS-pair)

Table 5: Summary of optional pin-headers

Power

Power Supply

Power supply with minimum current capability of 3A at 3.3V for system startup is recommended.

...

The PL IO-bank supply-voltages 1.8V, 2.5V and 3.3V will be available after the mounted module's 3.3V voltage level is present has reached stable state on B2B-connector pins JM2 pins -10 and JM2-12, meaning that all on-module voltages have become stable and module is properly powered up.

...

 

Note

Note: The corresponding PL IO-voltage supply voltages of the 4x5 SoM to the selectable base-board voltage VCCIOA and VCCIOD are depending on the mounted 4x5 SoM and varying in order of the used model.

Refer to SoM's schematic to get information about the specific pin-assignment on module's B2B-connectors regarding PL IO-bank supply-voltages and to the 4x5 Module integration Guide for VCCIO voltage options.

 

Following table describes how to configure the base-board supply-voltages by jumpers:

base-board supply-voltages vs voltage-levels

VCCIOAVCCIOD
1.8VJ26:1-2J27:1-2
2.5VJ26:3-4J27:3-4
3.3VJ26:5-6J27:5-6

Table 6: Configuration of base-board supply-voltages via jumpers. Jumper-Notification: 'Jx: 1-2' means pins 1 and 2 are connected, 'Jx: 3-4' means pins 3 and 4 are connected, and so on.

Note
It is recommended to set and measure the PL IO-bank supply-voltages before mounting of TE 4x5 module to avoid failures and damages to the functionality of the mounted SoM.
 

Technical Specifications

Absolute Maximum Ratings

...