Versions Compared

Old Version 18

changes.mady.by.user Ali Naseri

Saved on

compared with

New Version 19

changes.mady.by.user Ali Naseri

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

The JTAG-interface of the mounted 4 x 5 SoM can be accessed via header JX1. This header has a 'XMOD FTDI JTAG Adapter'-compatible pin-assignment:

JX1 pinJX1 pin net-nameB2B
C (pin 4)TCKJB3-100
D (pin 8)TDOJB3-98
F (pin 10)TDIJB3-96
H (pin 12)TMSJB3-94
A (pin 3)MIO15JB1-86 (usable as UART RX/TX-line)
B (pin 7)MIO14JB1-91 (usable as UART RX/TX-line)
E (pin 9)BOOTMODEJB1-90 (JTAGSELECT)
G (pin 11)RESINJB3-17

Table 3: JTAG header JX1 pin-assignment

...

Following table gives a summary of the optional pin-headers of the base-board:

Connector designatorpin-header layout# IO's# LVDS-pairsavailable VCCIOsinterfaces
J42-row 10-pin6
3
0

3.3V

M1.8VOUT from mounted module

SDIO (6 IO's allocated)

voltage-translation via SDIO port expander (e.g. Texas Instruments TXS02612) necessary due to the different voltage levels of the Micro SD Card (3.3V) and MIO0-bank of the Xilinx Zynq-chip (1.8V)

J172-row 50-pin42 (Bank 13)21

3.3V

VCCIOD

-
J202-row 50-pin42 (Bank 35)21

3.3V

VCCIOA

-
J32-row 16-pin121

3.3V

JTAG (4 IO's allocated)

UART (2 IO's allocated)

Reference clock input MGT-CLK0 (1 LVDS-pair)

Table 5: Summary of optional pin-headers

...

 

Note

Note: The corresponding PL IO-voltage supply voltages of the 4x5 SoM to the selectable base-board voltage VCCIOA and VCCIOD are depending on the mounted 4x5 SoM and varying in order of the used model.

Refer to SoM's schematic to get information about the specific pin-assignment on module's B2B-connectors regarding PL IO-bank supply-voltages and to the 4x5 Module integration Guide for VCCIO voltage options.

 

Following table describes how to configure the base-board supply-voltages by jumpers:

base-board supply-voltages vs voltage-levels

VCCIOAVCCIOD
1.8VJ26:1-2J27:1-2
2.5VJ26:3-4J27:3-4
3.3VJ26:5-6J27:5-6

Table 6: Configuration of base-board supply-voltages via jumpers. Jumper-Notification: 'Jx: 1-2' means pins 1 and 2 are connected, 'Jx: 3-4' means pins 3 and 4 are connected, and so on.

Note
It is recommended to set and measure the PL IO-bank supply-voltages before mounting of TE 4x5 module to avoid failures and damages to the functionality of the mounted SoM.

 

Technical Specifications

Absolute Maximum Ratings

...