Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Power Rail Name

B2B J1 PinsB2B J2 PinsB2B J3 Pins

Directions

Note
PL_DCIN151, 153, 155, 157, 159--Input-
DCDCIN

-

154, 156, 158, 160,
153, 155, 157, 159

-Input-
LP_DCDC-138, 140, 142, 144-Input-
PS_BATT-125-Input-
GT_DCDC--157, 158, 159, 160Input-
PLL_3V3--152InputU5 (programmable PLL)
3.3V nominal input
SI_PLL_1V8--151OutputInternal voltage level
1.8V nominal output
PS_1V8-99147, 148Output

Internal voltage level
1.8V nominal output

PL_1V891, 121--Output

Internal voltage level
1.8V nominal output

DDR_1V2-135-Output

Internal voltage level
1.2V nominal output

...

 Date

Revision

ContributorsDescription

Page info
modified-date
modified-date
dateFormatyyyy-MM-dd

Page info
infoTypeCurrent version
dateFormatyyyy-MM-dd
prefixv.
typeFlat

Page info
infoTypeModified by
dateFormatyyyy-MM-dd
typeFlat

  • typo correction in PLL_RST
  • add pin on power rails table
  • correction MGT Lane assignment

v.30Martin Rohrmüller
  • Corrected clock connection to J2

v.29

John Hartfiel
  • Notes for power supply

v.27John Hartfiel
  • typo correction SI5345 I2C address

v.26John Hartfiel
  • typo SI5348 B2B IOs + link correction

v.24Ali Naseri
  • updated B2B connector max. current rating per pin

2017-11-13


v.22


John Hartfiel
  • rework B2B section
2017-10-20

v.21

Ali Naseri
  • Update links (pdf, documentation) to revision 4
  • ES silicon note removed
2017-08-28
v.15
John Hartfiel
  • Update section: Variants Currently In Production

2017-08-28v.14Jan Kumann
  • Block diagram changed.
  • SPI flash section fixed.
  • Few smaller improvements.
2017-08-15v.12Vitali TsiukalaChanged signals count in the B2B connectors table
2017-08-15

v.11

John Hartfiel, Ali Naseri
  • PCB REV04 Initial release
  • update boot mode section
2017-02-06v.1Jan KumannInitial document

...