Page History
...
| HTML |
|---|
<!-- Template Revision 1.36 --> |
| Scroll Only (inline) |
|---|
Online version of this manual and other related documents can be found at https://wiki.trenz-electronic.de/display/PD/SC-CPLD-Firmware |
| Scroll pdf ignore | ||||
|---|---|---|---|---|
Table of contents
|
Overview
CPLD Device with designator U5: LCMX02-1200HC. CC703S is minimum startup design.
Feature Summary
- JTAG routing
- UART routing
- Power Management
- Boot Mode Management
- Reset Management
- SD
- LED
Firmware Revision and supported PCB Revision
...
| Name / opt. VHD Name | Direction | Pin | Description | ||
|---|---|---|---|---|---|
| ACBUS4 | 141 | / currently_not_used | |||
| ACBUS5 | 140 | / currently_not_used | |||
| ADBUS4 | 143 | / currently_not_used | |||
| ADBUS7 | 142 | / currently_not_used | |||
| BCBUS0 | 122 | / currently_not_used | |||
| BCBUS1 | 121 | / currently_not_used | |||
| BDBUS2 | 133 | / currently_not_used | |||
| BDBUS3 | 132 | / currently_not_used | |||
| BDBUS4 | 128 | / currently_not_used | |||
| BDBUS5 | 127 | / currently_not_used | |||
| BDBUS6 | 126 | / currently_not_used | |||
| BDBUS7 | 125 | / currently_not_used | |||
| CM0 | in | 76 | DIP-S2 / used as JTAG Selection | ||
| CM1 | in | 75 / currently_not_used | DIP-S1 / used to disable SD_CD-PIN forwarding (To work with PCB REV02,03,03) | ||
| E_SD_CMD | 110 | / currently_not_used | |||
| E_SD_DAT0 | 106 | / currently_not_used | |||
| E_SD_DAT1 | 107 | / currently_not_used | |||
| E_SD_DAT2 | 112 | / currently_not_used | |||
| E_SD_DAT3 | 111 | / currently_not_used | |||
| E_SD_SCLK | 109 | / currently_not_used | |||
| EN1 | out | 81 | B2B Power Enable | ||
| FL_0 | inout | 28 | LED (D3-red) / currently_not_used Status / not connected on REV02,REV03,REV04 | ||
| FL_1 | inout | 27 | LED (D4-green) / currently_not_used Status / not connected on REV02,REV03,REV04 | ||
| FT_B_RX | out | 138 | FTDI UART | ||
| FT_B_TX / BDBUS0 | in | 139 | FTDI UART | ||
| JTAGEN | 120 | 120 | Enable JTAG access to CPLD for Firmware update (zero: normal IOs, one: CPLD JTAG access). Selectable over S2-3 | ||
| M_TCK | in | 131 | JTAG from/to FTDI | ||
| M_TDI | in | 136 | JTAG from/to FTDI | ||
| M_TDO | out | 137 | JTAG from/to FTDI | ||
| M_TMS | in | 130 | JTAG from/to FTDI | ||
| MIO0 | in | 94 | DIP-S4 and B2B Pin / used as Boot Mode | ||
| MIO10 | 98 | / currently_not_used | |||
| MIO11 | 97 | / currently_not_used | |||
| MIO12 | in | 100 | B2B-Module UART2 TX | ||
| MIO13 | out | 99 | B2B-Module UART2 RX | ||
| MIO14 | out | 105 | B2B-Module UART RX | ||
| MIO15 | in | 95 | B2B-Module UART TX | ||
| MIO9 | out | 96 | SD_CD / currently_ not _usedusable as SD_CD on REV02,REV03,REV04 | ||
| MODE | out | 83 | Boot Mode Pin. Switch Boot mode of Module (depends on module) | ||
| NOSEQ | inout | 78 | Add Pullup only / currently_not_used | ||
| PGOOD | inout | 82 | Add Pullup used for Status / currently_not_used | ||
| PHY_LED1 | out | 86 | Status / currently_not_used | ||
| PHY_LED1R | out | 92 | Status / currently_not_used | ||
| PHY_LED2 | out | 85 | Status / currently_not_used | ||
| PHY_LED2R | out | 91 | Status / currently_not_used | ||
| PROGMODE | out | 104 | Enable B2B Module JTAG access to CPLD for Firmware update | ||
| RESIN | out | 119 | Module Reset Pin on B2B connector | ||
| S1 | in | 114 | Push Button / Used as module Reset | ||
| SD_CD | in | 93 | Forward to MIO 9 /currently_ not _used / not connected on REV02,REV03,REV04 | ||
| SD_SEL | out | 113 | set to GND / currently_not_used | ||
| TCK_B | out | 1 | JTAG from/to Module | ||
| TDI_B | out | 3 | JTAG from/to Module | ||
| TDO_B / C_TDO | in | 2 | JTAG from/to Module | ||
| TMS_B | out | 4 | JTAG from/to Module | ||
| ULED1 / LED1 | out | 117 | LED (D1-red) / UART Monitoring | ||
| ULED2 / LED2 | out | 115 | LED /D2-green) / UART Monitoring | ||
| USB_OC | 73 | / currently_not_used | |||
| X0 | 39 | / currently_not_used | |||
| X1 | 38 | / currently_not_used | |||
| X10 | 49 | / currently_not_used | |||
| X11 | 50 | / currently_not_used | |||
| X12 | 52 | / currently_not_used | |||
| X13 | 54 | / currently_not_used | |||
| X14 | 55 | / currently_not_used | |||
| X15 | 56 | / currently_not_used | |||
| X16 | in | 59 | UART2 on VG connector J2 | ||
| X17 | out | 60 | UART2 on VG connector J2 | ||
| X2 | 40 | / currently_not_used | |||
| X3 | 41 | / currently_not_used | |||
| X4 | 42 | / currently_not_used | |||
| X5 | 43 | / currently_not_used | |||
| X6 | 44 | / currently_not_used | |||
| X7 | 45 | / currently_not_used | |||
| X8 | 47 | / currently_not_used | |||
| X9 | 48 | / currently_not_used |
...
Functional Description
JTAG
JTAG signals routed directly through the CPLD to module in B2B connector. Access between CPLD and module can be multiplexed via JTAGEN (logical one for CPLD, logical zero for module).
TE0703 CPLD can be select with JTAGEN (DIP-S2-3).
Module FPGA/CPLD access can be switched with PROGMODE which is driven by CMD0 (DIP-S2-2).CMD0 is pulled up with CPLD.
| S2-2 | S2-3 | PROGMODE | JTAGEN | Description |
|---|---|---|---|---|
| OFF | OFF | 1 | 1 | Access to TE0703 CPLD |
| OFF | ON | 1 | 0 | Access to CPLD of B2B Module |
| ON | OFF | 0 | 1 | Access to TE0703 CPLD |
| ON | ON | 0 | 0 | Access to FPGA of B2B Module |
Note: LED1,2,3,4 are on and PHY LEDs blink slow, if S2-2 is set to OFF.
Power
EN1 is set to one.
NOSEQ and PGOOD pulled up to VDD.
Reset
RESIN is driven by S1 (Push Button). Button is debounced.
Boot Mode
MODE Pin is sourced by MIO. MIO0 connected DIP S2-4 and B2B connector. MIO is pulled up with CPLD and can be set to GND via DIP.
| S2-4 | MIO0 | Description |
|---|---|---|
| ON | 0 | def. SD-CARD Boot (for Zynq Modules), PHY LEDs glow orange |
| OFF | 1 | def. QSPI-Flash, PHY LEDs glow green |
UART
Primary UART:
MIO14 is driven by BDBUS0 (FTDI RX).
BDBUS1 (FTDI TX) is driven by MIO15 .
Secondary UART:
MIO13 is driven by X16.
X17 is driven by MIO12.
SD
SD selection is set to GND (SD Card slot).
MIO9 is SD_CD and CM1(S2-1). If S2-1 is ON, MIO9 is GND else status depends on SD_CD .
Note: PCB REV02,REV03,REV04 has no SD, set S2-1 to ON
LED
LED Priority is order of the description
| LED | Prio 0: Power | Prio 1: Modul CPLD access* | Prio 2 |
|---|---|---|---|
| LED1 (D1-red) | Blink, if Power Good is low | ON | FTDI UART RX |
| LED2 (D2-green) | Blink, if Power Good is low | ON | FTDI UART TX |
| LED3 (D3-red) | Blink, if Power Good is low | ON | User defined with B2B Pin JB2-99 |
| LED4 (D4-green) | Blink, if Power Good is low | ON | User defined with B2B Pin JB2-90 |
| PHY LEDs (green/orange) | Blink orange, if Power Good is low | Blink Green and orange | Green: Boot Mode set to QSPI, Orange: Boot Mode set to SD |
*Attention: LED1,2,3,4 are on, if S2-2 is set to OFF. If S2-3 is OFF, TE0703 is in chain!
Appx. A: Change History and Legal Notices
Revision Changes
- REV01 REV02 to older REV01
- Enable CPLD access to module CPLD over DIP
- Add MIO0, SD_SEL, SD_CD, NOSEQ, PGOOD, 2LEDs, PHY LEDs
- Debounce button
- More status LED functionalityno logical changes
Document Change History
To get content of older revision got to "Change History" of this page and select older document revision number.
| HTML |
|---|
<!-- Generate new entry: 1:add new row below first 2:Copy Page Information Macro(date+user) Preview, Page Information Macro Preview, CPLD/PCB(or update)to the empty row 3.Update Metadate =Page Information Macro Preview+1 --> |
| Date | Document Revision | CPLD Firmware Revision | Supported PCB Revision | Authors | Description | |||||||||||||||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|
| current-version |
| current-
|
| REV01REV02 | REV02*,REV03*,REV04*,REV05 |
|
| |||||||||||||||||||||||||
2017-10-13 | v.11 | REV02 | REV02*,REV03*,REV04*,REV05 |
| modified-users | Work in progress|||||||||||||||||||||||||||||
| 2016-04-11 | v.1 | ---REV02 | REV02*,REV03*,REV04*,REV05 | | Page info | | created-user | created-user | |||||||||||||||||||||||||||
| All |
Appx. B: Legal Notices
| Include Page | ||||
|---|---|---|---|---|
|
Overview
Content Tools