Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Key Features

  • Xilinx Zynq-7000 XC7Z035, XC7Z045 or XC7Z100 SoC
  • Rugged for shock and high vibration
  • Large number of configurable I/Os are provided via rugged high-speed stacking strips
  • Dual ARM Cortex-A9 MPCore
    • 1 GByte RAM (32bit wide DDR3)
    • 32 MByte QSPI Flash memory
    • 2 x Gigabit (10/100/1000 Mbps) Ethernet transceiver PHY
    • 4 GByte eMMC (optional up to 64 GByte)
  • 2 x MAC-address EEPROMs
  • Optional 2x 64 MByte HyperFLASH or 2x 8 MByte HyperRAM (max 2x 32 MByte HyperRAM)
  • Temperature compensated RTC (real-time clock)
  • Si5338A programmable quad PLL clock generator for GTX transceiver clocks
  • Plug-on module with 3 x 160-pin high-speed strips
    • 16 GTX high-performance transceiver
    • 2x GT transceiver clock inputs
    • 254 FPGA I/O's (125 LVDS pairs)
  • On-board high-efficiency switch-mode DC-DC converters
  • System management
  • eFUSE bit-stream encryption
  • AES bit-stream encryption
  • Evenly-spread supply pins for good signal integrity
  • User LED

...

Scroll Title
anchorFigure_1
titleFigure 1: TE0782-02 block diagram


Scroll Ignore

draw.io Diagram
bordertruefalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision4
diagramNameTE0784-01 block diagram
simpleViewerfalse
width
linksauto
diagramWidthtbstyle629hidden
revisiondiagramWidth3641


Scroll Only

Image Added


Main Components

Scroll Title
anchorFigure_2
titleFigure 2: TE0782-02 main components


Scroll Ignore

draw.io Diagram
borderfalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision13
diagramNameTE0784-01 main components
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth641642


Scroll Only

...

Image Added



  1. Xilinx Zynq-7000 SoC, U1
  2. Lattice Semiconductor MachXO2 1200HC CPLD, U14
  3. 4Gbit DDR3L SDRAM, U19
  4. 4Gbit DDR3L SDRAM, U10
  5. TI TPS3106 voltage monitor circuit, U4
  6. TI TPS78018 LDO, U21
  7. I²C voltage translator, U25
  8. Intersil ISL12020MIRZ Real Time Clock, U17SiTime
  9. SiT8008 52.000000 MHz oscillator, U7Red LED D1, Green LED D2
  10. 32 MByte QSPI Flash memory, U38
  11. SiTime SiT8008 33.333333 MHz oscillator, U61
  12. SI5338A programmable quad PLL clock generator, U2
  13. SiTime SiT8008 25.000000 MHz oscillator, U3
  14. TPS74801 LDO @1.5V, U23
  15. LT quad 4A PowerSoC DC-DC converter (@1.0V), U13
  16. LT quad 4A PowerSoC DC-DC converter (@3.3V, @1,8V, @1.2V_MGT, @1.0V_MGT), U16
  17. Samtec ASP-122952-01 160-pin stacking strip (2 rows a 80 positions), J2
  18. Samtec ASP-122952-01 160-pin stacking strip (2 rows a 80 positions), J3
  19. Samtec ASP-122952-01 160-pin stacking strip (2 rows a 80 positions), J1
  20. Marvell Alaska 88E1512 Gigabit Ethernet PHY, 20
  21. Marvell Alaska 88E1512 Gigabit Ethernet PHY, U18
  22. Micron Technology 4 GByte eMMC, U15
  23. Microchip 128Kbit I²C EEPROM, U26
  24. Microchip 2Kbit I²C MAC EEPROM, U24
  25. Microchip 2Kbit I²C MAC EEPROM, U22
  26. TPS51206 DDR reference voltage and termination regulator, U6
  27. TPS799 LDO @1.8V_MGT, U5
  28. SiTime SiT8008 25.000000 MHz oscillator, U11

...

The TE0784 board is programmed in the SC CPLD firmware to boot initially from the on-board QSPI Flash memory U38. See section bootmode in the TE0784 SC CPLD reference Wiki page.  Link muss noch angepasst werden

The JTAG interface of the module is provided for storing the data to the QSPI Flash memory through the Zynq-7000 device.

...

Scroll Title
anchorFigure_3
titleFigure 3: TE0782-02 Power Distribution Diagram


Scroll Ignore

draw.io Diagram
bordertruefalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision1
diagramNameTE0784 power distribution diagram
simpleViewerfalse
width
diagramWidth641
linksauto
tbstylehidden
diagramWidth641revision1


Scroll Only

Image Added



See also Xilinx datasheet DS191 for additional information. User should also check related base board documentation when intending base board design for TE0782 module.

...

Scroll Title
anchorFigure_4
titleFigure 4: TE0782-02 Power-on Sequence Diagram


Scroll Ignore

draw.io Diagram
revision
bordertruefalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision1
diagramNameTE0784 power-on sequence diagram
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth6411


Scroll Only

Image Added


Voltage Monitor Circuit

The voltages '1V' and '3.3V' are monitored by the voltage monitor circuit U4, which generates the PS_POR_RST reset signal if monitored voltages have transient interruptions. The reset signal is connected to the SC CPLD U14 and forwarded to the Zynq MIO bank 500 'PS_POR' pin:

Scroll Title
anchorFigure_5
titleFigure 5: TE0784-01 Voltage Monitor Circuit


Scroll Ignore

draw.io Diagram
bordertruefalse
viewerToolbartrue
fitWindowfalse
diagramDisplayName
lboxtrue
revision1
diagramNameTE0784 voltage monitor circuit
simpleViewerfalse
width
linksauto
tbstylehidden
diagramWidth641
revision1


Scroll Only

Image Added


Power Rails

Power Rail Name on B2B ConnectorJ1 PinsJ2 PinsJ3 PinsDirectionNotes
VIN-165, 166, 167, 168-Inputexternal power supply voltage
C3.3V-147, 148-Inputexternal 3.3V power supply voltage
3.3V-

111, 112, 123, 124, 135 136

169, 170, 171, 172

-Outputinternal 3.3V voltage level
1.8V169, 170, 171, 172--Outputinternal 1.8V voltage level
VCCIO_10--99, 100Inputhigh range I/O bank voltage
VCCIO_11--159, 160Inputhigh range I/O bank voltage
VCCIO_12-159, 160-Inputhigh range I/O bank voltage
VCCIO_13-99, 100-Inputhigh range I/O bank voltage
VCCIO_3399, 100--Inputhigh performance I/O bank voltage
VCCIO_34159, 160--Inputhigh performance I/O bank voltage
VBAT_IN--124Inputbackup battery voltage

...

Board to Board Connectors

Include Page
8.5 x 8.5 SoM QSH and QTH B2B Connectors
8.5 x 8.5 SoM QSH and QTH B2B Connectors
The TE0784 SoM has three 160-pin double-row ASP-122952-01  Samtec connectors on the bottom side which mate with ASP-122953-01 Samtec connectors on the baseboard. Mating height is 5 mm.

Variants Currently In Production

...

Scroll Title
anchorFigure_6
titleFigure 6: Module physical dimensions drawing

Image Added

Revision History

Hardware Revision History

...

Scroll Title
anchorFigure_7
titleFigure 7: Module hardware revision number

Image Added

Document Change History

HTML
<!--
Generate new entry:
1.add new row below first
2.Copy "Page Information Macro(date)" Macro-Preview, Metadata Version number, Author Name and description to the empty row. Important Revision number must be the same as the Wiki document revision number
3.Update Metadata = "Page Information Macro (current-version)" Preview+1 and add Author and change description.
  -->

...

DateRevisionContributorsDescription

Page info
modified-date
modified-date
dateFormatyyyy-MM-dd

Page info
infoTypeCurrent version
dateFormatyyyy-MM-dd
prefixv.
typeFlat

Page info
infoTypeModified by
dateFormatyyyy-MM-dd
typeFlat

  • linked B2B
2018-08-07v.8Ali Naseri
  • Initial release
--all

Page info
infoTypeModified users
typeFlat
showVersionsfalse

  • --

Disclaimer

Include Page
IN:Legal Notices
IN:Legal Notices