Versions Compared

Old Version 8

changes.mady.by.user Jan Kumann

Saved on

compared with

New Version 9

changes.mady.by.user Jan Kumann

Saved on

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

Page break

Main Components

Note on the images below, that there is no POF transceiver, no 50-pin headers and no JTAG/UART header installed.

 

  1. Xilinx Artix-7 FPGA, U1
  2. 128K I2C CMOS serial EEPROM, U2
  3. Low-power programmable oscillator @25.000000 MHz, U3
  4. Cypress S26KS512S 512-Mbit (64-MByte) 1.8V HyperFlash™ memory, U432-MByte Flash memory, U7
  5. Low VIN high-efficiency step-down converter (1.5A max.), U5
  6. Low VIN high-efficiency step-down converter (1.5A max.), U6
  7. 1.8V, 256-MBit (32-MByte) quad SPI serial flash memory, U7
  8. Ultra-low supply-current voltage monitor with optional watchdogPOF transceiver placeholder, U8
  9. 50-pin header placeholder for breadboard connector, J1
  10. 50-pin header placeholder for breadboard connector, J2
  11. 14-pin header placeholder for connector, J3
  12. JTAG/UART connector, JB1
  13. Red LED (SYSLED), D2
  14. 16K x 8 (128-Kbit) serial EEPROM, U2
  15. Low-noise, high PSRR, RF, 200-mA low-dropout linear regulator, U9
  16. Ultra-low supply-current voltage monitor with optional watchdog, U6
  17. Cypress S27KS0641 64-Mbit (8-MByte) HyperRAM™ self-refresh DRAM, U4

Signals, Interfaces and Pins

...