2020.2 | needed, Vivado is included into Vitis installation |
|
Hardware
Page properties |
---|
|
Notes : - list of software which was used to generate the design
|
Basic description of TE Board Part Files is available on TE Board Part Files.
Complete List is available on <design name>/board_files/*_board_files.csv
Design supports following modules:
Scroll Title |
---|
anchor | Table_HWM |
---|
title | Hardware Modules |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Module Model | Board Part Short Name | PCB Revision Support | DDR | QSPI Flash | EMMC | Others | Notes |
---|
TE0807-01-07EV-ES | es2_2gb | REV01 | 2GB | 64GB | NA | NA | Not longer supported by vivado | TE0807-02-07EV-1E | 7ev_1e_4gb | REV02 | 4GB | 64GB | NA | NA | NA | TE0807-02-07EV-1EK | 7ev_1e_4gb | REV02 | 4GB | 64GB | NA | NA | with heat sink | TE0807-02-4BE21-A | 4eg_1e_4gb | REV02 | 4GB | 128MB | NA | NA | NA | TE0807-02-7DE21-A | 7ev_1e_4gb | REV02 | 4GB | 128MB | NA | NA | NA | TE0807-02-7DI21-C | 7ev_1i_4gb | REV02 | 4GB | 128MB | NA | NA | without encryption | TE0807-02-7DI21-A | 7ev_1i_4gb | REV02 | 4GB | 128MB | NA | NA | NA | TE0807-02-4AI21-A | 4cg_1i_4gb | REV02 | 4GB | 128MB | NA | NA | NA | TE0807-02-5AI21-A | 5cg_1i_4gb | REV02 | 4GB | 128MB | NA | NA | NA | TE0807-02-7AI21-A | 7cg_1i_4gb | REV02 | 4GB | 128MB | NA | NA | NA | TE0807-02-7DI24-A | 7ev_1i_4gb | REV02 | 4GB | 512MB | NA | NA | NA | TE0807-02-7DE21-AK | 7ev_1e_4gb | REV02 | 4GB | 128MB | NA | NA | with heat sink | TE0807-02-4AI21-X | 4cg_1i_4gb | REV02 | 4GB | 128MB | NA | NA | U41 replaced with diode | TE0807-02-4BE21-AK | 4eg_1e_4gb | REV02 | 4GB | 128MB | NA | NA | with heat sink | TE0807-02-7DI21-AK | 7ev_1i_4gb | REV02 | 4GB | 128MB | NA | NA | with heat sink | TE0807-02-5DI21-A | 5ev_1i_4gb | REV02 | 4GB | 128MB | NA | NA | NA | TE0807-02-7NE21-A | 7ev_3e_4gb | REV02 | 4GB | 128MB | NA | NA | NA | TE0807-03-5DI21-A | 5ev_1i_4gb | REV03 | 4GB | 128MB | NA | NA | NA | TE0807-03-7NE21-A | 7ev_3e_4gb | REV03 | 4GB | 128MB | NA | NA | NA | TE0807-03-4AI21-X | 4cg_1i_4gb | REV03 | 4GB | 128MB | NA | NA | U41 replaced with diode | TE0807-03-4AI21-A | 4cg_1i_4gb | REV03 | 4GB | 128MB | NA | NA | NA | TE0807-03-4AI21-C | 4cg_1i_4gb | REV03 | 4GB | 128MB | NA | NA | without encryption | TE0807-03-4BE21-A | 4eg_1e_4gb | REV03 | 4GB | 128MB | NA | NA | NA | TE0807-03-5AI21-A | 5cg_1i_4gb | REV03 | 4GB | 128MB | NA | NA | NA | TE0807-03-7AI21-A | 7cg_1i_4gb | REV03 | 4GB | 128MB | NA | NA | NA | TE0807-03-7DE21-A | 7ev_1e_4gb | REV03 | 4GB | 128MB | NA | NA | NA | TE0807-03-7DE21-AK | 7ev_1e_4gb | REV03 | 4GB | 128MB | NA | NA | with heat sink | TE0807-03-7DI21-A | 7ev_1i_4gb | REV03 | 4GB | 128MB | NA | NA | NA | TE0807-03-7DI21-C | 7ev_1i_4gb | REV03 | 4GB | 128MB | NA | NA | without encryption | TE0807-03-7DI24-A | 7ev_1i_4gb | REV03 | 4GB | 512MB | NA | NA | NA |
|
Note: Design contains also Board Part Files for TE0807+TEBF0808 configuration, this boart part files are not used for this reference design.
Design supports following carriers:
Scroll Title |
---|
anchor | Table_HWC |
---|
title | Hardware Carrier |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Carrier Model | Notes |
---|
Custom PCB | use simple Board Part files, if MIO connected is different to TEBF0808 | TEBF0808 | Used as reference carrier. | TEBT0808-01 | Change UART0 to UART1 (MIO68...69) and regenerate design |
|
Additional HW Requirements:
Scroll Title |
---|
anchor | Table_AHW |
---|
title | Additional Hardware |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Additional Hardware | Notes |
---|
--- | --- |
|
Content
For general structure and of the reference design, see Project Delivery - Xilinx devices
Design Sources
Scroll Title |
---|
anchor | Table_DS |
---|
title | Design sources |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Type | Location | Notes |
---|
Vivado | <design name>/block_design <design name>/constraints <design name>/ip_lib | Vivado Project will be generated by TE Scripts | Vitis | <design name>/sw_lib | Additional Software Template for Vitis and apps_list.csv with settings automatically for Vitis app generation |
|
Additional Sources
Scroll Title |
---|
anchor | Table_ADS |
---|
title | Additional design sources |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Type | Location | Notes |
---|
--- | --- | --- |
|
Prebuilt
Page properties |
---|
|
Notes : - prebuilt files
- Template Table:
Scroll Title |
---|
anchor | Table_PF |
---|
title | Prebuilt files |
---|
| Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
File | File-Extension | Description |
---|
BIF-File | *.bif | File with description to generate Bin-File | BIN-File | *.bin | Flash Configuration File with Boot-Image (Zynq-FPGAs) | BIT-File | *.bit | FPGA (PL Part) Configuration File | Boot Source | *.scr | Distro Boot file | DebugProbes-File | *.ltx | Definition File for Vivado/Vivado Labtools Debugging Interface | Debian SD-Image | *.img | Debian Image for SD-Card | Diverse Reports | --- | Report files in different formats | Hardware-Platform-Specification-Files | *.xsa | Exported Vivado Hardware Specification for Vitis and PetaLinux | LabTools Project-File | *.lpr | Vivado Labtools Project File | MCS-File | *.mcs | Flash Configuration File with Boot-Image (MicroBlaze or FPGA part only) | MMI-File | *.mmi | File with BRAM-Location to generate MCS or BIT-File with *.elf content (MicroBlaze only) | OS-Image | *.ub | Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk) | Software-Application-File | *.elf | Software Application for Zynq or MicroBlaze Processor Systems | SREC-File | *.srec | Converted Software Application for MicroBlaze Processor Systems |
|
|
Scroll Title |
---|
anchor | Table_PF |
---|
title | Prebuilt files (only on ZIP with prebult content) |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
File | File-Extension | Description |
---|
BIF-File | *.bif | File with description to generate Bin-File | BIN-File | *.bin | Flash Configuration File with Boot-Image (Zynq-FPGAs) | BIT-File | *.bit | FPGA (PL Part) Configuration File | Diverse Reports | --- | Report files in different formats | Hardware-Platform-Specification-Files | *.xsa | Exported Vivado Hardware Specification for Vitis and PetaLinux | LabTools Project-File | *.lpr | Vivado Labtools Project File | Software-Application-File | *.elf | Software Application for Zynq or MicroBlaze Processor Systems |
|
Download
Reference Design is only usable with the specified Vivado/SDK/PetaLinux/SDx version. Do never use different Versions of Xilinx Software for the same Project.
Reference Design is available on:
Design Flow
Note |
---|
Reference Design is available with and without prebuilt files. It's recommended to use TE prebuilt files for first lunch. |
Trenz Electronic provides a tcl based built environment based on Xilinx Design Flow.
See also:
The Trenz Electronic FPGA Reference Designs are TCL-script based project. Command files for execution will be generated with "_create_win_setup.cmd" on Windows OS and "_create_linux_setup.sh" on Linux OS.
TE Scripts are only needed to generate the vivado project, all other additional steps are optional and can also executed by Xilinx Vivado/SDK GUI. For currently Scripts limitations on Win and Linux OS see: Project Delivery Currently limitations of functionality
- _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell:
Image Modified - Press 0 and enter to start "Module Selection Guide"
- (optional Win OS) Generate Virtual Drive or use short directory for the reference design (for example x:\<design name>)
- Create Project (follow instruction of the product selection guide), settings file will be configured automatically during this process
- (optional for manual changes) Select correct device and Xilinx install path on "design_basic_settings.cmd" and create Vivado project with "vivado_create_project_guimode.cmd"
Note: Select correct one, see TE Board Part Files
Important: Use Board Part Files, which did not ends with *_tebf0808
- Create XAS and export to prebuilt folder
- Run on Vivado TCL: TE::hw_build_design -export_prebuilt
Note: Script generate design and export files into \prebuilt\hardware\<short dir>. Use GUI is the same, except file export to prebuilt folder
- Generate Programming Files with Vitis
- Run on Vivado TCL: TE::sw_run_vitis -all
Note: Scripts generate applications and bootable files, which are defined in "sw_lib\apps_list.csv" - (alternative) Start SDK with Vivado GUI or start with TE Scripts on Vivado TCL: TE::sw_run_vitis
Note: TCL scripts generate also platform project, this must be done manuelly in case GUI is used. See Vitis
Launch
Programming
Page properties |
---|
|
Note: - Programming and Startup procedure
|
Note |
---|
Check Module and Carrier TRMs for proper HW configuration before you try any design. |
Xilinx documentation for programming and debugging: Vivado/SDK/SDSoC-Xilinx Software Programming and Debugging
Get prebuilt boot binaries
- _create_win_setup.cmd/_create_linux_setup.sh and follow instructions on shell
- Press 0 and enter to start "Module Selection Guide"
- Select assembly version
- Validate selection
- Select Create and open delivery binary folder
Note: Folder (<project foler>/_binaries_<Artikel Name>) with subfolder (boot_<app name>) for different applications will be generated
QSPI
- Connect JTAG and power on carrier with module
- Open Vivado Project with "vivado_open_existing_project_guimode.cmd" or if not created, create with "vivado_create_project_guimode.cmd"
- Type on Vivado TCL Console: TE::pr_program_flash_binfile -swapp hello_te0807
Note: To program with SDK/Vivado GUI, use special FSBL (zynqmp_fsbl_flash) on setup
SD
This does not work, because SD controller is not selected on PS.
JTAG
Load configuration and Application with Vitis Debugger into device.
Usage
QSPI Boot:
- Prepare HW like described on section 71631609
- Connect UART USB (most cases same as JTAG)
- Select QSPI Card as Boot Mode
Note: See TRM of the Carrier, which is used. - Power On PCB
Note: 1. ZynqMP Boot ROM loads PMU Firmware and FSBL from QSPI into OCM, 2. FSBL loads Application into DDR
System Design - Vivado
Block Design
Scroll Title |
---|
anchor | Figure_BD |
---|
title | Block Design |
---|
|
Image Modified |
PS Interfaces
Activated interfaces:
Scroll Title |
---|
anchor | Table_PSI |
---|
title | PS Interfaces |
---|
|
Scroll Table Layout |
---|
orientation | portrait |
---|
sortDirection | ASC |
---|
repeatTableHeaders | default |
---|
style | |
---|
widths | |
---|
sortByColumn | 1 |
---|
sortEnabled | false |
---|
cellHighlighting | true |
---|
|
Type | Note |
---|
DDR |
| QSPI | MIO | UART0 | MIO, please select other one, if you have connected uart to second controller or other MIO | SWDT0..1 |
| TTC0..3 |
|
|
Constrains
Basic module constrains
Code Block |
---|
language | ruby |
---|
title | _i_bitgen.xdc |
---|
|
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.UNUSEDPIN PULLNONE [current_design] |
Design specific constrain
Not needed.
Software Design - SDK/HSI
For SDK project creation, follow instructions from:
Vitis
Application
Page properties |
---|
|
---------------------------------------------------------- FPGA Example scuMCS Firmware to configure SI5338 and Reset System. srec_spi_bootloaderTE modified |